PARALLEL 2-D FFT IMPLEMENTATION WITH TMS320C4X DSPS

This document provides a brief review of the fast Fourier transform (FFT) algorithm and its extension to two dimensions, then focuses on parallel implementations of 2-D FFTs. It presents a TMS320C40 32-bit parallel digital signal processor (DSP) implementation of parallel 2-D FFT using the TMS320C40 development tool (PPDS). The appendices provide the C and TMS320C40 assembler source code for performing serial and parallel 2-D FFTs.

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!