



JTAG/IEEE 1149.1 DESIGN CONSIDERATIONSUsing surface-mount packages, double-sided boards, and multi-chip modules in board design results in the loss of physical access to the signals on these boards. JTAG or boundary scan provides a means of testing printed circuit boards and modules that might otherwise be untestable. This documents is a brief introduction to TI JTAG and its documentation. The basics of boundary scan are discussed. View the complete PDF document: scta029.pdf (119 K Bytes) (Requires Acrobat Reader 3.x) Go to the Engineering Design Center to locate information on other TI Semiconductor devices.
![]() ![]() ![]() ![]() (c) Copyright 1998 Texas Instruments Incorporated. All rights reserved. Trademarks, Important Notice! |