



SEAMLESS PROCESSOR INTERFACE USING FIFO BUS MATCHING AND BYTE SWAPPINGTI FIFOs, SN74ABT3613 (64 ´ 36) and SN74ABT3614 (64 ´ 36 ´ 2), contain bus matching and byte swapping features in a 36-bit chip. These features eliminate the need for multiple devices and discrete glue logic in hardware designs. This document shows the data manipulation for a DSP-based message system and a CISC-based broadband communications system. In the first, the SN74ABT3617 interfaces the 32-bit TMS320C31 DSP to an 8-bit microcontroller. In the second, the SN74ABT3614 is used for bus matching and byte swapping of data for an Ethernet controller interface to a CISC host processor. View the complete PDF document: scaa020.pdf (92 K Bytes) (Requires Acrobat Reader 3.x) Go to the Engineering Design Center to locate information on other TI Semiconductor devices.
![]() ![]() ![]() ![]() (c) Copyright 1998 Texas Instruments Incorporated. All rights reserved. Trademarks, Important Notice! |