TMS320C3x Floating-Point DSP Design Workshop

Asia Technical Training

Workshop Schedule

Training Logistics Center

Registration Form

TMS320C3x Floating-Point DSP Design Workshop

This 3¹/2-day workshop introduces you the first generation of TI’s 32-bit floating-point devices. You will also learn the unique features of the chip and its typical applications through hands-on workshop and labs activities.

WHO SHOULD ATTEND

This workshop is tailored for hardware or software design engineers who plan on designing with the ‘C3x floating-point DSPs. Experience with digital technique and knowledge of assembly language programming is recommended. Basic knowledge of the C programmming language is helpful, although not required.

WHAT WILL YOU LEARN

‘C3x architecture and instruction set
Use of PC-based development tools
Floating-point and parallel operations
Interrupts and traps
Efficient memory usage
Peripherals and input/output techniques
Hardware interface issues
System design issues

WORKSHOP OUTLINE

Introduction to ‘C3x Architecture
The Assembly Language Tools
Data Memory Addressing
CPU Operations and Floating Point
Enhanced CPU Operations
Pipeline and Cache
Direct Memory Access
Interrupts
Special Addressing Modes
Memory Interface
Timers and Serial Ports
Using the C Compiler

WORKSHOP SCHEDULE

DATE LOCATION

January 13-16, 1998 Taipei

WORKSHOP PRICE

WORKSHOP TITLES LENGTH PRICE (US$) * VENUE

TMS320C3x Family Digital Signal Processor 3.5 Days US$ 650 Please contact registration center.