

January 1998

## DESCRIPTION

The SSI 32P4911C is a high performance BiCMOS read channel IC that provides all of the functions needed to implement an entire Partial Response Class 4 (PR4) read channel for zoned recording hard disk drive systems with data rates from 47 to 140 Mbit/s. Functional blocks include AGC, programmable filter, adaptive transversal filter, Viterbi qualifier, 8,9 GCR ENDEC, data synchronizer, time base generator, and full-wave rectified servo. Programmable functions such as data rate, filter cutoff, filter boost, etc. are controlled by writing to the serial port registers so no external component changes are required to change zones. The part requires a single +5 V power supply. The SSI 32P4911C utilizes an advanced BiCMOS process technology along with advanced circuit design techniques which result in high performance devices with low power consumption.

## FEATURES


### GENERAL

- Register programmable data rates from 47 to 140 Mbit/s
- Sampled data read channel with Viterbi qualification
- Programmable filter for PR4 equalization
- Five tap transversal filter with adaptive PR4 equalization
- 8/9 GCR ENDEC
- Data scrambler/descrambler
- Presettable precoder state
- Programmable write precompensation
- Low operating power (1.1 W typical at 5 V)
- Register programmable power management (<10 mW power-down mode)
- 4-bit nibble and byte wide bi-directional NRZ data interfaces
- I/O mapping and In Circuit Test
- 8-bit direct write mode automatically configured for RCLK = VCO/8
- Thermal asperity detection and suppression
- Bi-directional serial interface port for access to internal program storage registers (read and write capability)
- Single power supply (5 V  $\pm$  10%)
- Small footprint, 100-Lead FTQFP package

# SSI 32P4911C

## PRML Read Channel with PR4, 8/9 ENDEC, FWR Servo

### BLOCK DIAGRAM



# SSI 32P4911C

## PRML Read Channel with PR4, 8/9 ENDEC, FWR Servo

### FEATURES (continued)

#### AUTOMATIC GAIN CONTROL

- Dual mode AGC, analog during acquisition, sampled during data reads
- Separate AGC level storage pins for data and servo
- Dual rate attack and decay charge pump for rapid AGC recovery (analog)
- Programmable, symmetric, charge pump currents for data reads (sampled)
- Charge pump currents track programmable data rate during data reads (sampled)
- Low drift AGC hold circuitry
- Low-Z circuitry at AGC input provides for rapid external coupling capacitor recovery
- AGC amplifier squelch during Low-Z
- Wide bandwidth, precision full-wave rectifier
- Programmable AGC controls
  - Separate external input pins for AGC hold, fast recovery, and Low-Z control
- or
- Internal Low-Z and fast decay timing for rapid transient recovery and AGC acquisition. Timing set with external resistors (2). Ultra fast decay current set with external resistor. AGC input impedance vs LOWZ = 5:1.
- 2-bit DAC to control AGC voltage in servo mode between 1.1 and 1.4V

#### FILTER/EQUALIZER

- Programmable, 7-pole, continuous time filter provides:
  - Channel filter and pulse slimming equalization for equalization to PR4
  - Programmable cutoff frequency from 5 to 43 MHz
  - Programmable boost/equalization of 0 to 13 dB
  - Programmable “zeros” equalization provides time asymmetry compensation
  - $\pm 0.5$  ns group delay variation from  $0.3 f_c$  to  $f_c$ , with  $f_c = 43$  MHz

- Minimizes size and power
- Low-Z switch at filter output for fast offset recovery
- No external coupling capacitors required
- DC offset compensation provided at filter output
- Five tap transversal filter for fine equalization to PR4
- Self adapting inner taps (symmetric)
- Programmable outer taps (symmetric, 4 bits)
- Equalization hold input
- “Zeros” channel quality output
- Amplitude asymmetry factor output

#### PULSE QUALIFICATION

- Sampled viterbi qualification of signal equalized to PR4
- Register programmable window or hysteresis pulse qualifier for servo reads
- Selectable RDS pulse width and polarity for servo gray code reads

#### TIME BASE GENERATOR

- Less than 1% frequency resolution
- Up to 157.5 MHz frequency output
- Independent M and N divide-by registers
- No active external components required

#### DATA SEPARATOR

- Fully integrated data separator includes data synchronizer and 8,9 GCR ENDEC
- Register programmable to 140 Mbit/s operation
- Fast acquisition, sampled data phase lock loop
- Decision directed clock recovery from data samples
- Adaptive clock recovery thresholds
- Programmable damping ratio for data synchronizer PLL is constant for all data rates

# SSI 32P4911C

## PRML Read Channel with PR4, 8/9 ENDEC, FWR Servo

---

### DATA SEPARATOR (continued)

- Data scrambler/descrambler to reduce fixed pattern effects
- 4-bit nibble and byte wide NRZ data interfaces
- Nibble clock is available during byte-wide mode
- Time base tracking, programmable write precompensation
- Differential PECL write data output
- Integrated sync byte detection, single byte or dual ("or" type)
- Semi-auto training and sync byte generation available for single sync byte operation
- Surface defect scan mode

### SERVO

- Wide bandwidth, precision full-wave rectifier
- Separate, automatically selected, registers for servo  $f_c$ , boost, and threshold
- SEROUT and SREF pins to provide a differential full-wave rectified servo signal
- SELVRC and  $\overline{\text{SDIEN}}$  control pins for dc gain and offset calibration
- AGCREF output to provide 2-bit DAC controlled voltage for applications requiring a fixed gain in servo mode

### THERMAL ASPERITY

- Internal TA detector that monitors DP/DN output of continuous time filter
- Hi-Y input modulation to rapidly attenuate offset due to TA
- AGC and PLL hold that may be triggered by TA event
- EFLAG output is dynamically generated to identify TA corrupted NRZ data
- $\overline{\text{TAD}}$  input pin allows use of an external TA event detector