PPT Slide

32 bits

Instruction

256 Bits

I1

I2

I3

I4

I5

I6

I7

I8

Fetch Packet (8 x 32-bit)

VLIW

I 1

I 2

I 3

I 4

I 5

I 6

I 7

I 8

Advanced VLIW - VelociTITM

Previous slide

Next slide

Back to first slide

View graphic version

TI's advanced VLIW architecture, or VelociTI takes eight 32-bit instructions, and creates a fetch packet., using a VLIW, or very long instruction word, of 256 bits.