Slide 50 of 97
Notes:
Look at fully parallel execution in the pipeline. Now the branch is in the E1 stage with the rest of that execute packet, ready to perform all eight instructions in parallel.
TI’s VelociTI architecture is able to achieve 1600 nativeMIPS by performing eight instructions in parallel.
