Slide 39 of 97
Notes:
TI's advanced VLIW architecture, or VelociTI takes eight 32-bit instructions, and creates a fetch packet., using a VLIW, or very long instruction word, of 256 bits.
