TMS320 DSP
DESIGNER'S NOTEBOOK
Number 57
TEXAS INSTRUMENTS

Initializing the TMS320C5x DSK Board

Contributed by Gerald Capwell

Design Problem

In some instances, my DSK applications do not run properly. At other times the application seems to run, but nothing happens. For example, the TRY1.ASM code in the Users Guide does not work.

Solution

You are seeing the effects of an uninitialized DSK board. The try1 example works correctly only if you initialize the DSK before entering the try1 routine. In fact, the most important task you must perform before starting ANY application is DSK initialization. Initialization is done in software preceding the entry to your application and must be done *only if* the Analog Interface Circuit (AIC) is to be used.

Three things must be initialized:

1) The TMS320C50 on-chip timer,
2) The 'C5x serial port,
3) The Analog Interface Circuit (AIC).

The AIC is the device which interfaces the outside analog world to the DSK's internal digital world. The AIC is connected to the DSP through the 'C50 serial port as shown below in Figure 1.



Figure 1. Hardware connection between the 'C50 and AIC

In order to communicate with (initialize) the AIC, the programmer must first initialize the DSP on-chip timer to provide the AIC with its master clock and secondly, initialize the serial port. Initialization only has to be performed once each time the DSK is powered up. This explains why try1.asm does not work as the first application after power up, but does work after you have executed FUNC.DSK or some other demo which has the initialization routine included.

The easiest way to include the initialization routine is to extract the AICINIT subroutine from a DSK demo (FUNC.ASM, for example) append it to your application and CALL the subroutine. Be sure to include the constants TA, RA, TB, RB, and AIC_CTR. These constants are used to set the AIC sampling frequency, filtering, etc. These will be explained later. If you wish to create your own initialization routine, continue reading and follow the steps below.

TMS320C50 On-Chip Timer

As you can see from Figure 1, the internal 'C50 timer TOUT is used to supply the AIC with its master clock (MCLK). The TOUT pulse is activated each time the DSP's period counter decrements to zero. Refer to page 5-45 of the 'C5x Users Guide for the formula used to calculate the TOUT rate. The maximum TOUT rate is calculated by minimizing the denominator (min=2), therefore making the highest TOUT rate to be ½ the internal 'C50 machine cycle* ... or 10 MHz. Assembly code for generating the maximum TOUT rate is as follows:

```
SPLK    #01h, PRD     ; Load PRD reg. for period of 100 ns.TDDR=0
SPLK    #20h, TCR     ; Re-load and begin timer.
```

Upon execution of the second SPLK instruction, TOUT will begin generating a 10-MHz squarewave.

Serial-Port Initialization

The 'C50 serial port must be initialized by modifying the Serial-Port-Control register (SPC) of the DSP. The SPC is described on page 5-18 of the 'C5x Users Guide. In order to transmit and receive data from the AIC, the serial port must be set for Frame Sync Mode (FSM =1) and reset by writing 0s to the XRST and RRST bits. At this point, a consecutive write to the SPC bits XRST and RRST with a 11 value will bring the serial port out of reset. PLEASE NOTE: A TOTAL OF TWO WRITES SHOULD BE MADE TO THE SPC TO RESET OR RECONFIGURE THE SERIAL PORT. The following code will initialize the serial port correctly:

```
SPLK    #08h, SPC     ; FSM=1, XRST and RRST = 00
SPLK    #0C8h, SPC    ; FSM=1, XRST and RRST = 11
```

After initializing the serial port, it is suggested a dummy word be sent to the DXR in order to clear any unwanted data from the serial-port registers.

AIC Initialization

Once the AIC is supplied with MCLK and the 'C50 serial port is initialized, a reset of the AIC should be performed to force the AIC into a known state. The RESET line of the AIC is connected to the $\overline{BR}$ (Bus Request) pin of the 'C50. The $\overline{BR}$ pin is driven low when external global memory is accessed. Therefore to

*NOTE: 'C50-40 internal machine cycle is 20 MHz

reset the AIC, we must define global memory and access it. Refer to page 6-29 of the 'C5x Users Guide for more information about configuring global memory (GREG register). The code below illustrates how to initialize global memory, and assert $\overline{BR}$ to reset the AIC.

```
LACC   #80h          ; init 8000h-FFFFh as global memory
SACL   GREG          ; Store to Global Memory Alloc Reg.
LAR    AR0, #0FFFFh  ; Use AR0 to point to location FFFFh
RPT    #10000        ; Access global memory 10,000 times
LACC   *, 0, AR0     ; to drive pin low for duration.
SACH   GREG          ; Restore GREG to 0000
```

As a result of the reset, the AIC is forced into a known stable state. At this point, AIC initialization of sample rates, etc. can be performed. Sampling rates are determined by the values in the A and B registers of the AIC's transmit and receive sections. Tx counter A and Tx counter B determine the D/A conversion timing, whereas Rx counter A and Rx counter B determine the A/D conversion timing. Page B-11 of the 'C5x DSK Users Guide illustrates that for an 8-KHz conversion time (transmit), the MCLK is always divided by TA, 2, and then by TB. Therefore the conversion timing is equal to 10.000 MHz/(TA × 2 × TB). If TA is 17, then TB must be roughly 37.

$$\frac{10.000\ \text{MHz}}{(17 \times 2 \times 37)} = 8.0\ \text{KHz}$$

TA is chosen to be 17 so that MCLK/(2 × TA) = 288 K. It will be explained later why this is important. The same rules apply to the receive (Rx) section. Please remember the example in Appendix B of the 'C5x DSK Users Guide is based on an MCLK of 10.368 MHz.

In order to initialize the analog chip, the AIC uses *primary* and *secondary* communications. Please refer to Appendix pages B-14 and B-15 of the 'C5x DSK Users Guide. Primary communications are used to load the TA, TB, RA, and RB **counters.** Secondary communication is used to load a value to the AIC control register and load the TA, TB, RA, and RB **registers.** The register values are loaded into the counters each time the counter decrements to zero (I/O new sample).

Primary Serial Communication Protocol

d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	
X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	0	Txa=TA, Rxa=RA, Txb=TB, Rxb=RB
X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	1	Txa=TA+TA', Rxa=RA+RA', Txb=TB, Rxb=RB
X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	0	Txa=TA–TA', Rxa=RA–RA', Txb=TB, Rxb=RB
X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	1	Txa=TA, Rxa=RA, Txb=TB, Rxb=RB Initiates secondary comm protocol

Figure 2. AIC primary and secondary communication protocols



Figure 2. continued

The primary communication is defined by the two LSBs of the data word. For example, if the two LSBs are 00, then every time the counters decrement to zero (the next sample time) the A registers are loaded into the A counters and the B registers are loaded into the B counters. However, if the primary communication word LSBs are 01 or 10, then A counters are loaded with A+A' or A–A' respectively. Counter B is always loaded with the B register. The TA' and RA' are registers which can be used to advance or retard the sampling frequency by shortening or lengthening the sample period. This feature can be used to increase the signal-to-noise performance and is particularly useful in modem applications.

Secondary communication is initiated when the primary communication LSBs are 11. Secondary protocol allows you to load the A, B, and A' registers and enable/disable other internal features of the AIC. As you can see from the above figure, the LSBs of the secondary communication word must be 00, 01, or 10 in order to load the A, A', and B registers respectively. If the LSBs are 11, then bits 2–7 are used to initialize/alter the control register.

The control register provides a way to enable the auxiliary input (AUXIN), insert/delete the bandpass filter, change the input gain, and other features. Note: The gain is an **input** gain (pre-amplification) and not an output gain. The output gain is always 1. The input gain can be changed by setting bits 6 and 7 of the AIC control register to one of the following configurations:

Bit 7	Bit 6	Gain (preamp)
0	0	1
0	1	2
1	0	4
1	1	1

The bandpass filter can be selected or bypassed by setting bit 3 of the control word to a one or zero. The frequency response of this filter is shown in Appendix B of the 'C5x DSK Users Guide and is based upon a switch-capacitor-frequency (SCF) clock of 288 KHz. The SCF is equal to MCLK/(2 × TA) where MCLK is fixed at 10 MHz. As a result, it is impossible to achieve an exact SCF=288 KHz. Therefore, the frequency response of the filters are scaled by the ratio of the actual SCF to 288 KHz. The closest 1:1 ratio between the actual SCF and 288 KHz, is when TA=17 (SCF=294 KHz).

$$\textbf{SCF} = \frac{\text{MCLK}}{(2 \times \text{Counter A})}$$

$$\textbf{Conversion frequency} = \frac{\text{SCF}}{(\text{Counter B})}$$

$$\textbf{Shift clock frequency} = \frac{\text{MCLK}}{4}$$

The shift clock frequency, shown above, is the rate at which the data is shifted from the AIC through the 'C50's serial port. This is always 2.5 MHz, since MCLK is fixed at 10 MHz.

Conclusion

When initializing the hardware, it is safest to create the subroutine and ALWAYS call it before trying to use the AIC. After you have created your subroutine, it can be cut and pasted to other applications. An alternative is to use the subroutine included with the DSK demo programs. The AICINIT subroutine is executed every time in each demo. In fact, the subroutine is written so that easy changes can be made to the AIC's Tx, Rx, and control registers simply by changing the values located at the top of the file named TA, TB, RA, RB, and AIC_CTR.

Another Hint: When entering a Interrupt Service Routine (ISR), the DSP's interrupts are automatically disabled. Since the debugger uses INT2 to communicate with the PC (and vice-versa), be sure to enable INT2 as one of the first tasks in the ISR! HAVE FUN!