



The **buffer memory** holds incoming or outgoing blocks of data to be written or read into the disk platter. The **data memory** would ideally hold the  $\mu\text{C}$  (or DSP) program and data structures. The  $\mu\text{C}$  would be masked with a boot program that would download the SCSI/AT code from the disk platter into the **data buffer**.

Ideally, HDD manufacturers would like to merge the  $\mu\text{C}$  and DSP functionality and the **buffer** and **data** memories. There are many other possible partitions, but the above are the most popular and would reduce system cost significantly.

A TI DSP makes a good solution for the DSP/ $\mu\text{C}$  integration.

What the HDD designers are running into is performance bottlenecks when you merge the **buffer/data memory** blocks.

The merged **buffer/data memory** block would have three sources trying to read and write data via a single port. As data throughput increases, the arbitrator (built into the ASIC) must prioritize access. Eventually this will limit the data throughput and hence the performance of the HDD. HDD manufacturers are currently hitting these limits.

#### VRAM Solution:

A Video RAM is the **perfect** solution for these data bottlenecks. For instance, a triple-port VRAM (depicted below), would greatly enhance the data throughput:




Figure 2.

The HOST I/F and the R/W channel can read and write data to the serial buffers at very high speeds without affecting the DSP/ $\mu\text{C}$  access to the data in the DRAM cells. When the serial buffer is full, the DSP/ $\mu\text{C}$  can transfer a block of data to the DRAM cell in a few cycles. The DSP/ $\mu\text{C}$  can therefore execute program from the VRAM without sacrificing performance.