

DESIGNER'S NOTEBOOK



Avoiding False Interrupts on the 'C3x

Contributed by Randy Preskitt

Design Problem

TMS320C30 interrupts are internally latched on the falling edge of H1 (see pp. 6-20 and 13-38 of the TMS320C3x User's Guide). If the interrupt is held low for three or more H1 cycles, multiple interrupts may occur.

Solution

The solution is to add a PAL clocked by H1 which intercepts the interrupt. This logic will hold the interrupt ($\overline{INTx'}$) low for two H1 cycles. The external interrupt (\overline{INTx}) may be held low longer or shorter, but must go high before the interrupt can be reasserted. For four external interrupts, the same logic may be repeated in the same PAL.




Figure 1. State diagram

(continued on next page)

		\overline{INTx}		
AB		0	1	
00		10	10	\Rightarrow $A^+ = \overline{B} + A \overline{INTx}$ $B^+ = A + B \overline{INTx}$
01		00	01	
11		11	01	
10		11	11	

Figure 2. Karnaugh map




Figure 3. Logic diagram