Programmable Micropower Hex Translator / Receiver / Driver

FEATURES

- Efficiently Translate Voltage Levels
- Internal Hysteresis for Noise Immunity
- Output Latches Included
- Three-State Outputs
- Programmable Power/Speed
- Power can be Completely Shut Off
- ±50V on Inputs with External 100kΩ Limit Resistor
- 1.2μs Response at 100μA Supply Current

APPLICATIONS

- TTL/CMOS to ±5V Analog Switch Drive
- TTL to CMOS (3V to 15V V_{CC})
- ECL to CMOS (3V to 15V V_{CC})
- Ground Isolation Buffer
- Low Power RS232 Line Receiver

DESCRIPTION

The LTC1045 is a hex level translator manufactured using Linear Technology's enhanced LTCMOS™ silicon gate process. It consists of six high speed comparators with output latches and three-state capability. Each comparator's plus input is brought out separately. The minus inputs of comparators 1-4 are tied to V_{TRIP1} and 5-6 are tied to V_{TRIP2}.

The I_{SET} pin has several functions. When taken to V^+ the outputs are latched and power is completely shut off. Power/speed can be programmed by connecting I_{SET} to V^- through an external resistor.

LTCMOS™ is a trademark of Linear Technology Corp.

Flat Ribbon Cable Driver/Receiver





10

ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

Total Supply Voltage (V^+, V_{OH} to V^-, V_{OL}) 18V
Output High Voltage (V_{OH}) ..... $\leq V^+$
Input Voltage ..... 18V to V^- – 0.3V
Operating Temperature Range
  LTC1045C ..... –40°C to 85°C
  LTC1045M ..... –55°C to 125°C
Storage Temperature Range ..... –55°C to 150°C
Lead Temperature (Soldering, 10 sec) ..... 300°C
Output Short Circuit Duration
  ($V_{OH} – V_{OL} \leq 10V$) ..... Continuous
ESD (MIL-STD-883, Method 3015.1) 2000V

PACKAGE/ORDER INFORMATION



ORDER PART NUMBER
LTC1045MJ
LTC1045CJ
LTC1045CN

ELECTRICAL CHARACTERISTICS

(Note 3) $V^+ = V_{OH} = 5V$, $V^- = V_{OL} = 0V$, $T_A = 25°C$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		LTC1045M MIN	LTC1045M TYP	LTC1045M MAX	LTC1045C MIN	LTC1045C TYP	LTC1045C MAX	UNITS
I_B	Input Bias Current	$V^- \leq V_{IN} \leq V^+$			±1			±1		nA
			●			1.0			0.5	μA
	Trip Voltage Range (Pin 8 and Pin 9)		●	V^-		$V^+ – 2$	V^-		$V^+ – 2$	V
I_S	V^+ to V^- Supply Current	DISABLE = V^+, R_{SET} = 10k			2.5	3.5		2.5	3.5	mA
			●			5.0			4.5	mA
I_{OFF}	V^+ to V^- Supply Current in Shutdown	DISABLE = $I_{SET} = V^+$			10			10		nA
			●			5			1	μA
V_{REF}	Voltage on I_{SET} (Pin 12)	R_{SET} = 10k			0.9			0.9		V
			●	0.5		1.4	0.6		1.25	V
V_{OH}	TTL Output High Voltage	$I_{OUT} = –360\mu A$, $V^+ = 4.5V$	●	2.4	4.4		2.4	4.4		V
V_{OL}	TTL Output Low Voltage	I_{OUT} = 1.6mA, $V^+ = 4.5V$	●		0.2	0.4		0.2	0.4	V
I_{SINK}	Output Short Circuit Sink Current	$V_{IN} = V_{TRIP} – 100mV$, $V_{OUT} = V^+$		8.5	15		7.5	15		mA
			●	5.5			5.5			mA
I_{SOURCE}	Output Short Circuit Source Current	$V_{IN} = V_{TRIP} + 100mV$, $V_{OUT} = V^-$		4.5	8.0		4.0	8.0		mA
			●	3.2			3.2			mA
I_{OZ}	Three-State Leakage Current	DISABLE = V^+			0.005			0.005		μA
		$V_{OL} \leq V_{OUT} \leq V_{OH}$	●			1			1	μA
R_{OH}	Output Resistance to V_{OH}	$\lvert I_{OUT} \rvert \leq 100\mu A$			260	400		260	475	Ω
			●			600			600	Ω
R_{OL}	Output Resistance to V_{OL}	$\lvert I_{OUT} \rvert \leq 100\mu A$			100	150		100	180	Ω
			●			250			250	Ω
	I_{SET} Voltage for Shutdown		●	$V^+ – 0.5$			$V^+ – 0.5$			V
V_{IH}	DISABLE Input Logic Levels	$V^+ = 4.5V$, $V^- = 0V$	●	2.0			2.0			V
V_{IL}		$V^+ = 5.5V$, $V^- = 0V$	●			0.8			0.8	V
	Input Supply Differential ($V^+ – V^-$) (Note 3)		●	4.5		15	4.5		15	V
	Output Supply Differential ($V_{OH} – V_{OL}$) (Note 3)		●	3		15	3		15	V

AC ELECTRICAL CHARACTERISTICS

$V^+ = V_{OH} = 5V$, $V^- = V_{OL} = 0V$, $T_A = 25°C$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		LTC1045M MIN	LTC1045M TYP	LTC1045M MAX	LTC1045C MIN	LTC1045C TYP	LTC1045C MAX	UNITS
t_d	Response Time	Test Circuit Figure 1				200			250	ns
		R_{SET} = 10k, ± 100mV Drive	●			350			350	ns
t_{SETUP}	Time Before Rising Edge of I_{SET} that Data Must be Present	Test Circuit Figure 2			80			80		ns
t_{HOLD}	Time After Rising Edge of I_{SET} that Data Must be Present	Test Circuit Figure 2			0			0		ns
t_{ACC}	Falling Edge of DISABLE to Logic Level (from Hi-Z State)	Test Circuit Figure 3			165			165		ns
t_{IH}, t_{OH}	Rising Edge of DISABLE to Hi-Z State	Test Circuit Figure 3			200			200		ns

The ● denotes the specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: The maximum differential voltage between any two power pins (V^+, V^-, V_{OH} and V_{OL}) must not exceed 18V. The maximum recommended operating differential is 15V.

Note 3: During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause a supply differential to exceed the absolute maximum rating.

TEST CIRCUITS



Figure 1. Response Time Test Circuit



Figure 2. Latch Test Circuit



Figure 3. Three-State Output Test Circuit, Conditions: $V^+ = 5V$, $V^- = 0V$, $V_{OH} = 5V$, $V_{OL} = 0V$

10

TYPICAL PERFORMANCE CHARACTERISTICS

I+ vs Temperature



I+ vs RSET



Delay Time vs RSET



VREF vs Temperature



Hysteresis vs RSET



PIN DESCRIPTION

Pin	Name	Description
1	V_{OH}	High level to which the output switches
2-7	INPUT	Six comparator inputs; voltage range = V^- to V^- + 18V
8	V_{TRIP2}	Trip point for first four comparators (inputs 1-4); voltage range = V^- to V^+ – 2V
9	V_{TRIP1}	Trip point for last two comparators (inputs 5-6); voltage range = V^- to V^+ – 2V
10	V^-	Low level to which the output switches
11	V_{OL}	Comparator negative supply
12	I_{SET}	This pin has three functions 1) R_{SET} from this pin to V^- sets bias current 2) When forced to V^+ power is shut off completely 3) When forced to V^+ outputs are latched
13	DISABLE	When high outputs are Hi-Z
14-19	OUTPUT	Six driver outputs
20	V^+	Comparator positive supply

BLOCK DIAGRAM



APPLICATIONS INFORMATION

The LTC1045 consists of six voltage translators and associated control circuitry, see Block Diagram. Each translator has a linear comparator input stage with the positive input brought out separately. The negative inputs of the first four comparators are tied in common to V_{TRIP1} and the negative inputs of the last two comparators are tied in common to V_{TRIP2}. With these inputs the switching point of the comparators can be set anywhere within the common-mode range of V^- to $V^+ - 2V$. To improve noise immunity each comparator has a small built-in hysteresis. Hysteresis varies with bias current from 7mV at low bias current to 20mV at high bias current (see typical curve of Hysteresis vs R_{SET}).

Setting the Bias Current

Unlike CMOS logic, any linear CMOS circuit must draw some quiescent current. The bias generator (Block Diagram) allows the quiescent current of the comparators to be varied. Bias current is programmed with an external resistor (see typical curve of I^+ vs R_{SET}). As the bias current is decreased, the LTC1045 slows down (see typical curve of Delay Time vs R_{SET}).

Shutting Power Off and Latching the Outputs

In addition to setting the bias current, the I_{SET} pin shuts power completely off and latches the translator outputs. To do this, the I_{SET} pin must be forced to $V^+ - 0.5V$. As shown in Figure 4, a CMOS gate or a TTL gate with a resistor pull-up does this quite nicely. Even though power is turned off to the linear circuitry, the CMOS output logic is powered and maintains the output state. With no DC load on the output, power dissipation, for all practical purposes, is zero.

Latching the output is fast—typically 80ns from the rising edge of I_{SET}. Going from the latched to flow through state is much slower—typically 1.5μs from the falling edge of I_{SET}. This time is set by the comparator's power up time. During the power up time, the output can assume false states. To avoid problems, the output should not be considered valid until 2μs to 5μs after the falling edge of I_{SET}.

Putting the Outputs in Hi-Z State

A DISABLE input sets the six outputs to a high impedance state. This allows the LTC1045 to be interfaced to a data bus. When DISABLE = "1" the outputs are high impedance and when DISABLE = "0" they are active. With TTL supplies, $V^+ = 4.5V$ to 5.5V and $V^- = GND$, the DISABLE input is TTL compatible.

Power Supplies

There are four power supplies on the LTC1045: V^+, V^-, V_{OH} and V_{OL}. They can be connected almost arbitrarily, but there are a few restrictions. A minimum differential must exist between V^+ and V^- and V_{OH} and V_{OL}. The V^+ to V^- differential must be at least 4.5V and the V_{OH} to V_{OL} differential must be at least 3.0V. Another restriction is caused by the internal parasitic diode D1 (see Figure 5).



Figure 4. Driving the I_{SET} Pin with Logic



Figure 5. Output Driver

APPLICATIONS INFORMATION

Because of this diode, V_{OH} must not be greater than V^+. Lastly the maximum voltage between any two power supply pins must not exceed 15V operating or 18V absolute maximum. For example, if $V^+ = 5V$, V^- or V_{OL} should be no more negative than $-10V$. Note that V_{OL} should not be more negative than $-10V$ even if the V_{OH} to V_{OL} differential does not exceed the 15V maximum. In this case the V^+ to V_{OL} differential sets the limit.

Input Voltage

The LTC1045 has no upper clamp diodes as do conventional CMOS circuits. This allows the inputs to exceed the V^+ supply. The inputs will break down approximately 30V above the V^- supply. If the input current is limited with 100kΩ, the input voltage can be driven to at least ±50V with no adverse effects for any combination of allowed power supply voltages. Output levels will be correct even under these conditions (i.e., if the input voltage is above the trip point, the output will be high and if it is below, the output will be low).

Output Drive

Output drive characteristics of the LTC1045 will vary with the power supply voltages that are chosen. Output impedance is affected by V^+, V_{OH} and V_{OL}. V^- has no effect on output impedance. Guaranteed drive characteristics are specified in the table of electrical characteristics for $V^+ = V_{OH} = 5V$ and $V^- = V_{OL} = 0V$. Figures 6 and 7 show relative output impedance for other supply combinations. In general, output impedance is minimized if V^+ to V_{OH} is minimized and V_{OH} to V_{OL} is maximized.



Figure 6. Relative Output Sourcing Resistance (R_{OH}) vs $V^+ - V_{OH}$



Figure 7. Relative Output Sinking Resistance (R_{OL}) vs $V_{OH} - V_{OL}$

TYPICAL APPLICATIONS

ECL to CMOS/TLL Logic



TTL/CMOS (V_{CC} = 5V) to High Voltage CMOS (V_{CC} = 15V)



TYPICAL APPLICATIONS

High Voltage CMOS (V_{CC} = 15V) to TTL/CMOS (V_{CC} = 5V)



TTL/CMOS (V_{CC} = 5V) to Low Voltage CMOS (V_{CC} = 3V)



TTL/CMOS Logic Levels to ±5V Analog Switch Driver



TYPICAL APPLICATIONS

TTL/CMOS (V_{CC} = 5V) to +10V/–5V Clock Driver



Logic Ground Isolation when Two Grounds are within LTC1045 Common-Mode Range



10

TYPICAL APPLICATIONS

±5V Analog Switch Driver



Coax Cable Driver/Receiver





TYPICAL APPLICATIONS

Logic Systems DC Isolation



(1) SET V_T TO HALFWAY BETWEEN V_{OH} AND V_{OL} OF SYSTEM A.
(2) SHUNTS COMMON-MODE SIGNAL.
(3) PROVIDES LEAKAGE PATH FOR TOTALLY ISOLATED SYSTEMS.

RS232 Receiver



*INPUTS HAVE NO INTERNAL PULL DOWN. IF INPUTS FLOAT EXTERNAL PULL DOWN MUST BE ADDED.

TYPICAL APPLICATIONS

24V Relay Supply from +12V/+15V Supply



LED Driver



TYPICAL APPLICATIONS

Multi-Window Comparator and Display



TYPICAL APPLICATIONS

ECL to CMOS from Single + 5V Supply



TYPICAL APPLICATIONS

Power MOSFET Driver Low Power Consumption Stepper Motor Driver



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

J20 Package Ceramic DIP



T_{jmax}	θ_{ja}
150°C	70°C/W

N20 Package Molded DIP



T_{jmax}	θ_{ja}
110°C	90°C/W