Design Guide for LXT914 Quad Ethernet Repeater
with the LXT901/904/907 and Motorola MC68EN360

General Description

This application note describes a method for integrating the LXT914 Quad Ethernet Repeater into existing and new architectures using the MC68EN360 (QUICC) device. It also includes the design notes for the MC68EN360 and the LXT901/7 found in Application Note 35 for new users of Level One devices who also use the QUICC interface. The LXT914 has a new advanced feature set which allows integration of the repeater function with existing QUICC/LXT901/7 designs.

The QUICC/LXT90X/LXT914 device combination demonstrates Level One’s commitment to supplying highly integrated solutions to meet our customers’ ever increasing requirements for advanced new products.

LXT914 Advanced Feature Set

- Three new LED operating modes
- Selectable AUI interface (DTE/MAU)
- Four integrated 10BASE-T transceivers
- Integrated transmit and receive filters
- Seven integrated LED drivers
- Synchronous or Asynchronous inter-repeater backplane operation
- Inter-repeater backplane supports glueless cascading of repeater devices for maximum port count
- Serial port interface for initial port configuration
- Packaged in both 68-pin PLCC and 100-pin PQFP

Application Overview

The LXT914 Flexible Quad Ethernet Repeater can be used to increase the connectivity of your current and future designs, including Routers, Bridges, Print Servers, etc. Any single port Ethernet design can be upgraded to a multi-port repeated network simply and easily using the LXT914 device with the new advanced feature set.

The LXT914’s advanced feature set includes three new LED modes and the selectable AUI interface (DTE/MAU).

LXT914 Integrated Ethernet Repeater Block Diagram

The LXT914 AUISEL pin allows the designer to select the MAU interface mode of operation. The MAU mode allows for the connection of the DTE interface of the LXT901/4/7 with the MAU interface of the LXT914. This application will increase the connectivity of the product from one port to 4, 8, or 12 TP ports. The LXT914 advanced feature set also allows for growth from LED managed to a fully managed solution.
DESIGN REQUIREMENTS

LXT90X - QUICC Compatibility

The LXT901, LXT904 and LXT907 devices are each available in a 44-pin PLCC package. There are functional differences between the three devices, but each product has all of the features required for compatibility with the QUICC in this application. The LXT907, for example, uses pin 37 for the DSQE function, allowing the designer to make SQE a programmable option in the design. The LXT901 uses pin 37 for UTP/STP media selection. These device-specific options apply to the use of the TP port which is unused in this application. The LXT904 device has only the single AUI port—the only port required for this application. Refer to the Level One data sheet for the specific device to fit your individual requirements.

LXT90X - LXT914 Connections

The LXT901/4/7 device should be set up in a fixed mode of operation. This fixed mode of operation reduces the number of required programmable pins. The mode selected for operation with the LXT914 is: Autoselect disabled, LI disabled, and PAUI set (for AUI only operation).

The actual connection between the LXT901/4/7 and the LXT914 is shown in Figures 1 and 2, which detail the two interface options: capacitive coupling and isolation transformers, respectively. Capacitive coupling is used for like-biased devices. Some devices will require transformers. The AUI circuitry has voltage biasing on all lines and requires isolation when transmitting between devices. Either option also requires the 78.7 Ω termination resistors on both sides of the transformer or the capacitive coupling as shown in Figures 1 and 2.

NOTE

Some existing designs may require reprogramming.

The programmable pins should be set as follows:
AUTOSEL = Low: Auto Port Select disabled
LI = Low: Link Integrity Test disabled
PAUI = High: AUI Port selected
MD0 = Low: Controller Mode 1 selected
MD1 = Low: Controller Mode 1 selected

The following pins on the LXT901/4/7 connect to MC68EN360 SCC1 signals.

Table 1: Connections to QUICC SCC1

<table>
<thead>
<tr>
<th>LXT90X Pin #</th>
<th>LXT90X Signal Name</th>
<th>Motorola QUICC MC68EN360 SCC1 Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>RCLK</td>
<td>CLK1-4¹</td>
</tr>
<tr>
<td>11</td>
<td>TCLK</td>
<td>CLK1-4¹</td>
</tr>
<tr>
<td>12</td>
<td>TXD</td>
<td>TXD</td>
</tr>
<tr>
<td>26</td>
<td>RXD</td>
<td>RXD</td>
</tr>
<tr>
<td>13</td>
<td>TEN</td>
<td>RTS</td>
</tr>
<tr>
<td>27</td>
<td>CD</td>
<td>CD</td>
</tr>
<tr>
<td>16</td>
<td>COL</td>
<td>CTS</td>
</tr>
<tr>
<td>22</td>
<td>LBK</td>
<td>PI/O1²</td>
</tr>
<tr>
<td>4</td>
<td>NTH</td>
<td>PI/O2²</td>
</tr>
<tr>
<td>37</td>
<td>UTP(901)</td>
<td>PI/O3²</td>
</tr>
<tr>
<td>37</td>
<td>DSQE(907)</td>
<td>PI/O3²</td>
</tr>
</tbody>
</table>

1. The design must provide separate clocks for TCLK & RCLK. Any of the clocks on the QUICC will do.
2. Please refer to the Motorola specification for the correct connections and desired results. These pins should be programmable output pins for use with TTL inputs. Check the pin’s state at reset and power up for compatibility with Level One devices.
Setting QUICC Parameters
Refer to the Motorola MC68EN360 Quad Integrated Communications Controller User’s Manual for settings required to operate the QUICC properly. Here are some points to be aware of when setting up the QUICC’s internal registers:

- Use SCC1 for the LAN connection, and use another SCC or a parallel port for another remote connection. (Only the SCC1 has Ethernet communications capability.)
- Bypass both the Digital Phase -Locked Loop (DPLL) and Manchester Encoding/Decoding functions for Ethernet operations (This is integrated into the LXT901/4/7).
- Set the TCI (Time Clock Invert) bit high to allow the QUICC to clock the data out to the LXT901 or LXT907 device on the rising edge of the clock pulse. This improves data setup time at the 10 Mbps speed used by Ethernet. TCI is bit 28 of the General SCC Mode Register (GSMR).
- Set the MODE bits (0-3) must to 1, 1, 0, 0. Set both the Transparent Receiver (TRX) and Transparent Transmitter (TTX), bits 43 & 44, to 0 for Normal Operation, or a 1 for Transparent Operation. Do not mix the two signals, set them for the same mode. We recommend the 0 setting: In this mode the QUICC does not manipulate the protocols in the data stream.
- Set the Transmit FIFO Length (TFL) bit & the Receive FIFO Width (RFW) bits to 0.
- Set the bits to 0, 1 (Ethernet operation) for a repeating (1,0,1,0,...) pattern as a preamble. GSMR bits 19-20 are Transmit Preamble Pattern (TPP) bits.

LXT914 Configuration
The following is a complete list of the settings as shown in Figure 3. Some of these settings are optional. Select the settings which will be best for your product.

- LOC/EXT: Set this bit High (1) for Local Management. (Use External Management to meet the requirement for managed TP port statistics, SNMP protocol or RMON operation with a EMD device.)
- A/SYNC: Select Asynchronous mode High (1) to eliminate the need for an external clock source. The Asynchronous and Synchronous modes of operation determine the relationship between the System Clock and the IRB Clock. The IRB clock is internally generated in Asynchronous mode only.
- AUSEL/LEDJM: Pull this pin High (1) for this application. (This pin can be an external LED driver or used as an input to select MAU mode for the AUI port.)
- LEDM1/0: Set these pins for one of four possible LED modes. The available modes are shown in Table 2. In the MAU configuration, Mode 0 and the LEDJM driver are not available with the PLCC package.
- DSQE: Set the disable SQE pin High (1) to disable the SQE function or Low (0) to enable the SQE function.
- FPS: Set the first position pin High (1).
- SDI: Tie this pin Low for the default settings of the internal setup register used here. (Use an external EEPROM to customize the port settings. Refer to the LXT914 data sheet for further information.)
- SCLKIO, SENO, SEN1: Leave the remaining serial management pins floating.
- TEST: Tie this pin Low (0).

Figure 1: AUI Capacitive Coupling Interface

![AUI Capacitive Coupling Interface](image)

Figure 2: Isolation Transformer Interface

![Isolation Transformer Interface](image)
Inter-Repeater Bus (IRB)

The IRB connects multiple LXT914 devices on a single repeated segment. Each repeater device distributes recovered and retimed data to other repeaters on the IRB simultaneously. This simultaneous rebroadcast allows the multiple devices to act as a single large repeated segment.

- **IRENA, IRDAT, IRCOL, IRCFS**: These four signals must each be pulled up through a single 330 Ω 1% resistor.
- **IRDEN**: This signal controls the transceivers for synchronous mode of operation. The synchronous mode is required for a fully managed solution.

### Table 2: LED Modes Available in the LXT914

<table>
<thead>
<tr>
<th>Condition (LEDM0, 1)</th>
<th>LEDTP 1-4</th>
<th>LEDAUI</th>
<th>LEDCF</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MODE 1 (0, 1)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 Steady High</td>
<td>Rx Link Pulse</td>
<td><em>n/a</em></td>
<td>MJLP</td>
</tr>
<tr>
<td>2 Blink High</td>
<td><em>n/a</em></td>
<td><em>n/a</em></td>
<td><em>n/a</em></td>
</tr>
<tr>
<td>3 Steady Low</td>
<td><em>n/a</em></td>
<td><em>n/a</em></td>
<td>Collision</td>
</tr>
<tr>
<td>4 Blink Low</td>
<td>Rx Packet</td>
<td>Rx Packet</td>
<td><em>n/a</em></td>
</tr>
<tr>
<td><strong>MODE 2 (1, 0)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 Steady High</td>
<td>Rx Link Pulse</td>
<td><em>n/a</em></td>
<td>MJLP</td>
</tr>
<tr>
<td>2 Blink High</td>
<td>Partition Out</td>
<td>Partition Out</td>
<td><em>n/a</em></td>
</tr>
<tr>
<td>3 Steady Low</td>
<td><em>n/a</em></td>
<td><em>n/a</em></td>
<td>Collision</td>
</tr>
<tr>
<td>4 Blink Low</td>
<td>Rx Packet</td>
<td>Rx Packet</td>
<td><em>n/a</em></td>
</tr>
<tr>
<td><strong>MODE 3 (1, 1)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 Steady High</td>
<td>Rx Link Pulse</td>
<td><em>n/a</em></td>
<td>MJLP</td>
</tr>
<tr>
<td>2 Blink High</td>
<td>Rx Packet</td>
<td>Rx Packet</td>
<td><em>n/a</em></td>
</tr>
<tr>
<td>3 Steady Low</td>
<td>Partition Out</td>
<td>Partition Out</td>
<td>Collision</td>
</tr>
<tr>
<td>4 Blink Low</td>
<td><em>n/a</em></td>
<td><em>n/a</em></td>
<td><em>n/a</em></td>
</tr>
</tbody>
</table>

### Table 3: Four TP Port BOM *(see Figure 3)*

<table>
<thead>
<tr>
<th>#</th>
<th>Qty</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>6</td>
<td>.1 μF caps <em>AC Coupling only</em></td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>120 pF capacitors</td>
</tr>
<tr>
<td>3</td>
<td>8</td>
<td>24.9 Ω 1% resistor</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>100 Ω resistors</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td>330 Ω resistors</td>
</tr>
<tr>
<td>6</td>
<td>2</td>
<td>12.4 kΩ resistors</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>1 kΩ resistors</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>1:1 XFMR, No AC coupling</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>1:1 Rx XFMR (quad)</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1:1.41 Tx XFMR (quad)</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>20 MHz Oscillator (or 20 MHz system clock)</td>
</tr>
<tr>
<td>12</td>
<td>-</td>
<td>LEDs, user defined</td>
</tr>
</tbody>
</table>
LAYOUT REQUIREMENTS

The Twisted-Pair Interface

The four twisted-pair output circuits are identical. Each TPDOP/TPDON output pair has a 24.9 Ω, 1% resistor in series at each output pin and a 120 pF capacitor across the output lines. These signals go directly to a $1: \sqrt{2}$ transformer creating the necessary 100 Ω termination for the cable. The TPDIP/TPDIN signals have a 100 Ω resistor across the differential pairs to terminate the 100 Ω signal from the line. To calculate the impedance on the output line interface, use the formula:

$$(24.9 \Omega + 24.9 \Omega) \times \sqrt{2} = 100 \Omega.$$

Table 4 lists available quad and single port transformers with manufacturers and their part numbers. This information was valid as of the printing date of this document. Before committing to a specific component, designers should review the specifications for any device to be used in the design.

The layout of the twisted-pair ports is critical in complex designs. Run the differential pairs directly from the device to the discrete termination components (located close to the transformers).

The transformer isolation voltage rating should be 2 kV to protect the circuitry from static voltages across the connectors and cables. The signals running from the transformers to the connector should run in close pairs directly to the connector. Be careful not to cross the transmit and receive pairs. One way to avoid a problem is to run the receive pairs on the component side and the transmit pairs on the solder side.

The PCB layout should have no ground or power planes from the transformers to the connectors. The receive and transmit signals should be the only traces in this area. Place the chassis ground for the connectors near the edge of the PCB, away from the signals, connecting the connector shield within the wide etch of the chassis ground.

RBIAS Pins

The RBIAS resistor for the LXT901/4/7 devices should be placed as close to the pin as possible with no vias between the device and the resistor (SMT). The other side should share the via with GND1 (pin 23). There should be no other signals running through or under this area. The RBIAS signal sets the levels for the output drivers of the device. Emissions or common mode noise entering the device here will be seen on the output signals.

Lay out the LXT914 device with a 12.4 kΩ, 1% resistor directly connected to pin 37. The ground signals from pins 36 & 38 should come directly off of the device to surround the resistor and pin forming a partition between the RBIAS resistor and the other signals on the PCB.

Table 4: Manufacturers Magnetics List

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Quad Transmit</th>
<th>Quad Receive</th>
<th>Tx/Rx Pairs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bell Fuse</td>
<td>S553-5999-02</td>
<td>S553-5999-03</td>
<td></td>
</tr>
<tr>
<td>Fil-Mag</td>
<td>23Z338</td>
<td>23Z339</td>
<td></td>
</tr>
<tr>
<td>HALO</td>
<td>TD54-1006L1</td>
<td>TD01-1006L1</td>
<td>TD42-2006Q</td>
</tr>
<tr>
<td>(Octal)</td>
<td>TG54-1006N2</td>
<td>TG01-1006N2</td>
<td>TD43-2006K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TG42-1406N1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TG43-1406N</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TG44-S010NX</td>
</tr>
<tr>
<td>Kappa</td>
<td>TP4003P</td>
<td>TP497P101</td>
<td>PT4069N1</td>
</tr>
<tr>
<td>Nanopulse</td>
<td>5976</td>
<td>5977</td>
<td>PT4068N1</td>
</tr>
<tr>
<td>PCA</td>
<td>EPE6009</td>
<td>EPE6010</td>
<td>ST7011S2</td>
</tr>
<tr>
<td>VALOR</td>
<td>PT4116</td>
<td>PT4117</td>
<td>ST7010S2</td>
</tr>
</tbody>
</table>
Figure 3: QUICC-LXT901/4/7-LXT914 Application Schematic
The Americas

EAST

Eastern Area Headquarters
115 Route 46, Suite F1000
Mountain Lakes, NJ 07846
Tel: (201) 316-6088
Fax: (201) 316-8173

Western Area Headquarters
3375 Scott Blvd., #338
Santa Clara, CA 95054
Tel: (408) 496-1950
Fax: (408) 496-1955

North Central Regional Office
One Pierce Place
Suite 500E
Itasca, IL 60143
Tel: (708) 250-6045
Fax: (708) 250-6045

Northeastern Regional Office
33 Boston Post Road
Suite 270
Marlborough, MA 02154
Tel: (508) 481-9044
Fax: (508) 481-6933

Southeastern Regional Office
3191 Coral Way
Suite 601
Miami, FL 33145
Tel: (305) 444-2966
Fax: (305) 444-4650

International

WEST

Western Area Headquarters
101 Thomson Road
United Square #08-01
Singapore 307591
Tel: +65 353-6722
Fax: +65 353-6711

South Central Regional Office
2340 E. Trinity Mills Road
Suite 306
Carrollton, TX 75006
Tel: (214) 418-2956
Fax: (214) 418-2985

Southwestern Regional Office
28203 Cabot Road
Suite 300
Laguna Niguel, CA 92677
Tel: (714) 365-5655
Fax: (714) 365-5653

ASIA/PACIFIC

Asia / Pacific Area Headquarters
115 Route 46, Suite F1000
Mountain Lakes, NJ 07846
Tel: (201) 316-6088
Fax: (201) 316-8173

Central Asia/Pacific Regional Office
6F, No. 126 Min-Chu W. Road
Taipei, Taiwan
Tel: +886 2 586 8727
Fax: +886 2 586 0746

Northern Asia/Pacific Regional Office
Nishi-Shinjuku, Mizuma Building 8F
3-3-13, Nishi-Shinjuku, Shinjuku-Ku
Tokyo, 160 Japan
Tel: +81 33 347-8630
Fax: +81 48 855-0470

Latin/South America

Latin Area
9750 Goethe Road
Sacramento, CA 95827
USA
Tel: (916) 855-5000
Fax: (916) 854-1102

EUROPE

European Area Headquarters
Lex bureaux de Sevres
2 rue Troyon
92316 Sevres Cedex
France
Tel: +33 1 41 14 8315
Fax: +33 1 45 34 3787

Northern Europe Regional Office
Torshamngatan 35
164/40 Kista/Stockholm,
Sweden
Tel: +46 8 750 39 80
Fax: +46 8 750 39 82

Central and Southern Europe Regional Office
Forum House, Stirling Road
Chichester, West Sussex
PO19 2EN, United Kingdom
Tel: +44 1243 538822
Fax: +44 1243 773144

Revision Date Status
1.1 07/97 Corrected schematic to pull 901/907 TEST pin High.
1.0 04/96 Initial Release

These products are covered by one or more of the following patents. Additional patents pending.
2002382-1; 5,008,637; 5,028,888; 5,057,794; 5,059,924; 5,068,628; 5,077,529; 5,084,866; 5,148,427; 5,153,875; 5,157,690; 5,159,291; 5,162,746;
5,166,635; 5,181,228; 5,204,880; 5,249,183; 5,257,286; 5,267,786; 5,267,746; 5,461,661; 5,493,243; 5,534,863; 5,574,726; 5,581,585; 5,608,341

Copyright © 1997 Level One Communications, Inc. Specifications subject to change without notice.
All rights reserved. Printed in the United States of America.
AN45-R1.1-0797