
Introduction to ispLSI® and pLSI® 6000 Family

Introduction

Lattice Semiconductor Corporation's ispLSI® and pLSI® families are high-density, cell-based E²CMOS® programmable logic devices. These devices provide design engineers with a superior system solution for integrating high-speed logic on a single chip.

The Lattice Semiconductor Corporation (LSC) ispLSI and pLSI 6000 Family combines high-density, general-purpose programmable logic with dedicated memory and register/counter modules. The result is a family of devices that support system-level integration of memory and logic functions with enhanced performance.

The ispLSI and pLSI 6000 family is ideal for high-density designs, where integration of complete logic subsystems into a single device is necessary. System applications include intelligent DMA controllers, serial controllers/LAN controllers/UARTS, multimedia video/audio processors, video controllers, master bus interfaces and data acquisition controllers.

The ispLSI family incorporates Lattice Semiconductor's innovative in-system programmable™ (ISP™) technology. ISP technology allows for real-time programming, less expensive manufacturing and end-user feature reconfiguration.

LSC's E²CMOS technology features reprogrammability, the ability to program a device again and again, to easily incorporate any design modifications. This capability allows full parametric testability during manufacturing, guaranteeing 100 percent programming and functional yield.

All necessary development tools are available from Lattice Semiconductor and third-party vendors. Development tools offered range from LSC's low-cost pDS® software, featuring Boolean entry in a graphical Windows™-based environment, to the pDS+™ family of Fitters that interface with third-party development software packages. pDS+ systems support schematic capture, state machine, Boolean, and HDL Design entry. Designs can now be completed in hours as opposed to days or weeks.

ispLSI and pLSI 6000 Family

- ❑ 77 MHz System Performance
- ❑ 15 ns Pin-to-Pin Delay
- ❑ 20 ns Memory Access Time
- ❑ High Density General Purpose Programmable Logic Module (8,000 PLD Gates)
- ❑ 4K-Bit Memory FIFO/Dual-Port/Single-Port Memory Module
- ❑ 8 x 16-Bit Register/Counter Module
- ❑ 208-Pin Package with 157 User I/Os
- ❑ In-System Programmable (ispLSI)
- ❑ Boundary Scan Test (IEEE 1149.1 Standard)

ispLSI and pLSI Technology

- ❑ UltraMOS E²CMOS — the PLD Technology of Choice
- ❑ Electrically Erasable/Programmable/Reprogrammable
- ❑ 100% Tested During Manufacture
- ❑ 100% Programming Yield
- ❑ Fast Programming

ispLSI and pLSI Development Tools

- ❑ Low Cost, Fully Integrated pDS Design System for the PC
- ❑ HDL, VHDL, Boolean Equation, State Machine and Schematic Capture Entry
- ❑ pDS+ Support for Industry-Standard Third-Party Design Environments and Platforms*
- ❑ Timing and Functional Simulation
- ❑ PC and Workstation Platforms

*Note: pDS+ support in third-party CAE environments is scheduled for 1996 introduction. Contact Lattice Semiconductor for availability.

Introduction to ispLSI and pLSI 6000 Family

6000 Family Overview

The ispLSI and pLSI 6000 family of high-density devices address high-performance system integration needs, including registers, counters, multiplexers, complex state machines and memory all on a single device.

The first series of devices in the ispLSI and pLSI 6000 Family consists of the ispLSI and pLSI 6192FF, 6192DM and 6192SM. These devices vary only in the dedicated memory configuration: the 6192FF has a programmable 4K-Bit FIFO, the 6192DM has a dual-port memory, and the 6192SM has a single-port memory. Each device includes an 8 x 16-Bit programmable register/counter

module and a 24 Twin GLB/192 macrocell programmable logic module based on the ispLSI and pLSI 3000 Family architecture.


Each device contains multiple Generic Logic Blocks (GLBs) in the programmable logic module, which are designed to maximize system flexibility and performance. A balanced ratio of registers and I/O cells provides the optimum combination of internal logic and external connections. A global interconnect scheme ties all logic and memory together. An abundance of general-purpose and dedicated module I/O pins gives easy access to all resources externally. Table 1 describes the family attributes.

Table 1. ispLSI and pLSI 6000 Family Attributes

Family Member	6192FF	6192SM	6192DM
Memory Module	FIFO	Single-Port SRAM	Dual-Port SRAM
	Organization: 512 x 9 or 256 x 18 (FF, SM, DM); 256 x 9 or 128 x 18 (SM Only) Speed: 20 ns Access Time		
Register/Counter Module	Organization: 8 x 16-Bit Register/Counter/Timer/Shift Register Speed: 125 MHz Counter Frequency		
Programmable Logic Module	Organization: 192 Macrocell/24 Twin GLB Speed: 15 ns Tpd/77 MHz Fmax		

6K Attributes

Figure 1. 6000 Family Package





Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996
