

---

# ***Introduction to ispLSI® and pLSI® 2000/V Family***

---

## **Introduction**

Lattice Semiconductor Corporation's (LSC) ispLSI and pLSI families are high-density and high-performance E<sup>2</sup>CMOS<sup>®</sup> programmable logic devices. They provide design engineers with a superior system solution for integrating high-speed logic on a single chip.

The ispLSI and pLSI 2000/V families are I/O intensive, programmable logic devices that combine the high performance and ease of use of PLDs with the density and flexibility of FPGAs.

The ispLSI and pLSI 2000/V families are ideal for designs needing high performance in conjunction with high I/O requirements.

The ispLSI family incorporates Lattice Semiconductor's innovative in-system programmable<sup>™</sup> (ISP<sup>™</sup>) technology. ISP technology allows for real-time programming, less expensive manufacturing and end-user feature reconfiguration.

E<sup>2</sup>CMOS technology features reprogrammability, the ability to program the device again and again to easily incorporate any design modifications. This same capability allows full parametric testability during manufacturing, which guarantees 100 percent programming and functional yield.

All necessary development tools are available from LSC and third-party vendors. Development tools offered range from LSC's low cost pDS<sup>®</sup> software, featuring Boolean entry in a graphical Windows<sup>™</sup> based environment, to the pDS+<sup>™</sup> family of fitters that interfaces with third-party development software packages. Design systems interfacing with pDS+ Fitters feature schematic capture, state machine and HDL design entry. Designs can now be completed in hours as opposed to days or weeks.

## **ispLSI and pLSI 2000 Family**

- ☐ 180 MHz System Performance
- ☐ 5.0 ns Pin-to-Pin Delay
- ☐ Deterministic Performance
- ☐ High Density (1,000-6,000 PLD Gates)
- ☐ 44-Pin to 176-Pin Package Options
- ☐ Flexible Architecture

- ☐ Easy-to-Use
- ☐ In-System Programmable (ispLSI)
- ☐ Ideal for I/O Intensive Designs

## **ispLSI and pLSI 2000V Family**

- ☐ 3.3V Operation
- ☐ 100 MHz System Performance
- ☐ 7.5 ns Pin-to-Pin Delay
- ☐ 3.3V In-System Programmable Using Boundary Scan Test Access Port (TAP)
- ☐ Programmable Open-Drain Output
- ☐ 3.3V/5V Compatible I/O

## **ispLSI and pLSI Technology**

- ☐ UltraMOS E<sup>2</sup>CMOS — the PLD Technology of Choice
- ☐ Electrically Erasable/Programmable/Reprogrammable
- ☐ 100% Tested During Manufacture
- ☐ 100% Programming Yield
- ☐ Fast Programming

## **ispLSI and pLSI Development Tools**

- ☐ Low Cost, Fully Integrated pDS Design System for the PC
- ☐ Boolean Equations and Macro Input
- ☐ HDL, VHDL, Boolean Equation, State Machine and Schematic Capture Entry
- ☐ pDS+ Support for Industry-Standard Third-Party Design Environments and Platforms
- ☐ Timing and Functional Simulation
- ☐ PC and Workstation Platforms

## **2000/V Family Overview**

The ispLSI and pLSI 2000/V families of high-density devices address high-performance system logic needs, implementing logic functions ranging from registers, to counters, to multiplexers, to complex state machines.

# Introduction to ispLSI and pLSI 2000/V Family

With PLD density ranging from 1,000 to 6,000 gates, the ispLSI and pLSI 2000/V family provides a wide range of programmable logic solutions which meet tomorrow's design requirements today.

Each device contains multiple Generic Logic Blocks (GLBs), which are designed to maximize system flexibility and performance. A balanced ratio of registers and I/O cells provides the optimum combination of internal logic and external connections. A global interconnect scheme ties everything together, enabling utilization of up to 80% of available logic. Table 1 describes the family attributes.

## 2000V Family

The high-performance 3.3-Volt ispLSI 2000V family features the same base architecture as the 5-Volt 2000

family and introduces an open-drain output option. This open-drain feature is user-programmable for each I/O pin and increases bus flexibility, allowing easy implementation of wired-OR logic such as bus arbitration or interrupt functions. Additionally, each 2000V family member also has the ability to accept 3.3V or 5V signals and is 3.3V in-system programmable using Boundary Scan Test Access Port (TAP).


New also to the 2000V Family are multiple I/O options for the 2128V and 2064V. The 2128V is available in both 128 and 64 I/O versions and the 2064V is available in both 64 and 32 I/O versions.

**Table 1. 2000 and 2000V (3.3V) Family Attributes**

	2000 Family				2000V Family			
	2032	2064	2096	2128	2032V	2064V	2096V	2128V
Density (PLD Gates)	1,000	2,000	4,000	6,000	1,000	2,000	4,000	6,000
Speed: f <sub>max</sub> (MHz)	180	125	125	100	100	100	80	80
Speed: t <sub>pd</sub> (ns)	5.0	7.5	7.5	10	7.5	7.5	10	10
Macrocells	32	64	96	128	32	64	96	128
Registers	32	64	96	128	32	64	96	128
Inputs + I/O	35	70	104	138	35	70/37	104	138/74
Pin/Package	44-pin PLCC 44-pin TQFP 48-pin TQFP	84-pin PLCC 100-pin TQFP	128-pin PQFP 128-pin TQFP	160-pin MQFP 176-pin TQFP	44-pin PLCC 44-pin TQFP	44-pin PLCC 44-pin TQFP 84-pin PLCC 100-pin TQFP	128-pin PQFP 128-pin TQFP	84-pin PLCC 100-pin TQFP 160-pin MQFP 176-pin TQFP

Table 1-0003A/2K

**Figure 1. 2000 Family Packages**



0288-2000



Copyright © 1996 Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

#### LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court  
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996

---