Copyright

This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior written consent from Lattice Semiconductor Corporation.

The software described in this manual is copyrighted and all rights are reserved by Lattice Semiconductor Corporation. Information in this document is subject to change without notice.

The distribution and sale of this product is intended for the use of the original purchaser only and for use only on the computer system specified. Lawful users of this product are hereby licensed only to read the programs on the disks, cassettes, or tapes from their medium into the memory of a computer solely for the purpose of executing them. Unauthorized copying, duplicating, selling, or otherwise distributing this product is a violation of the law.

Trademarks

The following trademarks are recognized by Lattice Semiconductor Corporation:

Generic Array Logic, ISP, ispCODE, ispDOWNLOAD, ispGDS, ispSTREAM, Latch-Lock, pDS+, and RFT are trademarks of Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pDS, pLSI, Silicon Forest and UltraMOS are registered trademarks of Lattice Semiconductor Corporation.

Microsoft Windows is a registered trademark of Microsoft Corporation; MS-DOS is a trademark of Microsoft Corporation.

IBM is a registered trademark of International Business Machines Corporation.

UNIX is a trademark of UNIX Systems Labs, Inc.

Sun-4, Sun Workstation, SPARCstation, and Open Windows are registered trademarks of Sun Microsystems.

Hewlett Packard (HP) is a registered trademark of Hewlett Packard, Inc.; APOLLO, HP-UX, HP-VUE, Series 400, and Series 700 are trademarks of Hewlett Packard, Inc.

Lattice Semiconductor Corporation
5555 NE Moore Ct.
Hillsboro, OR 97124
(503) 681-0118
December, 1994

pDS+ Fitter User Manual
Limited Warranty

Lattice Semiconductor Corporation warrants the original purchaser that the Lattice software shall be free from defects in material and workmanship for a period of ninety days from the date of purchase. If a defect covered by this limited warranty occurs during this 90-day warranty period, Lattice will repair or replace the component part at its option free of charge.

This limited warranty does not apply if the defects have been caused by negligence, accident, unreasonable or unintended use, modification, or any causes not related to defective materials or workmanship.

To receive service during the 90-day warranty period, contact Lattice at:

Phone: 1-800-LATTICE  
FAX: (408) 944-8450  
Email: applications@lattice.com

If the Lattice support personnel are unable to solve your problem over the phone, we will provide you with instructions on returning your defective software to us. The cost of returning the software to the Lattice Service Center shall be paid by the purchaser.

Limitations on Warranty

Any applicable implied warranties, including warranties of merchantability and fitness for a particular purpose, are hereby limited to ninety days from the date of purchase and are subject to the conditions set forth herein. In no event shall Lattice Semiconductor be liable for consequential or incidental damages resulting from the breach of any expressed or implied warranties.

Purchaser's sole remedy for any cause whatsoever, regardless of the form of action, shall be limited to the price paid to Lattice for the Lattice pDS+ Fitter software.

The provisions of this limited warranty are valid in the United States only. Some states do not allow limitations on how long an implied warranty lasts, or exclusion of consequential or incidental damages, so the above limitation or exclusion may not apply to you.

This warranty provides you with specific legal rights. You may have other rights which vary from state to state.
Acknowledgments

The pDS+ Fitter is based on a Sequential Interactive System (SIS) developed by the Computer-Aided Design (CAD) Research Group at the University of California, Berkeley with significant enhancements and additions by Lattice Semiconductor Corporation.
# Table of Contents

## Preface

- What Is In this User Manual .......................................................... ix
- Where to Look for Information .......................................................... x
- Documentation Conventions ................................................................ xi
- Related Documentation ....................................................................... xii

## Chapter 1 Introduction

- Design Entry ........................................................................................... 1-3
  - Third-Party Design Entry Tools .......................................................... 1-3
  - Input Formats ...................................................................................... 1-3
- pDS+ Fitter Functions ........................................................................... 1-4
  - Design Attributes ............................................................................... 1-4
  - Fitter Control Options ...................................................................... 1-4
  - Design Analysis .................................................................................. 1-5
  - Synthesis and Partitioning ................................................................ 1-5
  - Placement and Routing ..................................................................... 1-5
- pDS+ Fitter Output ................................................................................ 1-6
  - Netlist Formats .................................................................................. 1-6
  - Fusemap Generation .......................................................................... 1-6
  - Reports ............................................................................................... 1-6
- Designing With the pDS+ Fitter ........................................................... 1-7
  - Lattice Device Architecture ............................................................... 1-7
    - Generic Logic Blocks (GLB) ............................................................. 1-9
    - I/O Cell (IOC) ................................................................................ 1-10
  - Design Attributes .............................................................................. 1-11
  - Fitter Control Options ...................................................................... 1-11
  - Design Rules ...................................................................................... 1-11

## Chapter 2 Design Attributes

- Design Attributes .................................................................................. 2-2
  - Applying Lattice Design Attributes .................................................. 2-3
  - Precedence of Design Attributes ....................................................... 2-4
  - Net Attributes .................................................................................... 2-5
## Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>2-5</td>
</tr>
<tr>
<td>GROUP</td>
<td>2-7</td>
</tr>
<tr>
<td>PRESERVE</td>
<td>2-8</td>
</tr>
<tr>
<td>Path Attributes</td>
<td>2-12</td>
</tr>
<tr>
<td>SAP/EAP</td>
<td>2-14</td>
</tr>
<tr>
<td>SCP/ECP</td>
<td>2-17</td>
</tr>
<tr>
<td>SNP/ENP</td>
<td>2-20</td>
</tr>
<tr>
<td>Symbol Attributes</td>
<td>2-23</td>
</tr>
<tr>
<td>LXOR2</td>
<td>2-23</td>
</tr>
<tr>
<td>OPTIMIZE</td>
<td>2-24</td>
</tr>
<tr>
<td>PROTECT</td>
<td>2-26</td>
</tr>
<tr>
<td>REGTYPE</td>
<td>2-27</td>
</tr>
<tr>
<td>Pin Attributes</td>
<td>2-29</td>
</tr>
<tr>
<td>CRIT</td>
<td>2-29</td>
</tr>
<tr>
<td>LOCK</td>
<td>2-30</td>
</tr>
<tr>
<td>PULLUP</td>
<td>2-32</td>
</tr>
<tr>
<td>SLOWSLEW</td>
<td>2-32</td>
</tr>
</tbody>
</table>

### Chapter 3 Design Compilation and Control .................................................. 3-1

- Design Process Manager .............................................. 3-3
- Synopsis ........................................................................ 3-3
- Description .................................................................... 3-3
- Lattice Parameter File .................................................. 3-7
  - Lattice Parameter File Example .................................... 3-8
- Fitter Control Options .................................................. 3-9
  - CARRY_PIN_DIRECTION ............................................... 3-9
  - CASE_SENSITIVE ........................................................ 3-9
  - EFFORT .................................................................... 3-10
  - EXTENDED_ROUTE ......................................................... 3-10
  - IGNORE_FIXED_PIN ....................................................... 3-11
  - MAX_GLB_IN ................................................................ 3-11
  - MAX_GLB_OUT ............................................................ 3-12
  - OUTPUT_FORM ............................................................ 3-13
  - PARAM_FILE ............................................................. 3-14
  - PART .......................................................................... 3-15
  - PIN_FILE ................................................................. 3-15
  - STRATEGY .................................................................... 3-16
  - TIMING_FILE ............................................................. 3-17
  - USE_GLOBAL_RESET ..................................................... 3-18
- Device Control Options .................................................... 3-19
  - ISP ........................................................................... 3-19
  - ISP_EXCEPT_Y2 .......................................................... 3-20
  - PULLUP ................................................................. 3-21
  - SECURITY ............................................................... 3-21
  - Y2_AS_RESET ............................................................ 3-22
Chapter 4  Design Reports ................................................. 4-1
  Example Design .......................................................... 4-2
  Design Parameters ....................................................... 4-3
  Design Specification .................................................... 4-4
  Pre-Route Design Statistics ........................................... 4-6
  Post-Route Design Implementation .................................... 4-8
    GLB Equations .......................................................... 4-8
      GLB Equations Example ........................................... 4-9
    Pin and Clock Information ........................................... 4-13
      Pin and Clock Example ........................................... 4-13
  Summary Statistics ..................................................... 4-16
    GLB and GLB Output Statistics Table ............................... 4-16
    Maximum Level Trace Table ....................................... 4-17
    Pin Assignments Table ............................................. 4-18
  Pre-Route Design Implementation ..................................... 4-19

Appendix A  Design Rules and Tips ...................................... A-1
  Design Problems ........................................................ A-1
  System, Syntax, and Specification Errors ............................ A-3
    System Errors ....................................................... A-3
      Reserved File Names ............................................... A-3
    Syntax Errors ....................................................... A-3
      Valid Characters ................................................ A-3
      Valid Identifiers and Text ...................................... A-4
    Specification Errors and Problems ................................ A-5
      Attribute and Option Names and Values ........................ A-5
      Keywords ........................................................ A-5
      Reserved Prefixes ............................................... A-6
      Duplicate Names ................................................. A-6
  Optimizing Your Design ............................................... A-7
    Resizing your Design ............................................... A-7
    Optimizing for Resource Utilization ............................... A-7
  Improving Routability .................................................. A-9
    Optimizing for Routability ....................................... A-9
  Design Simulation ...................................................... A-12
  Improving a Working Design ......................................... A-13
    Optimizing for Speed ............................................. A-14
    Design Run-Time and Memory Requirements ........................ A-14
  Design Rules .......................................................... A-15
    I/O Pin Designations .............................................. A-15
    Global ResetSignal ............................................... A-16
    Output Enable Signals .......................................... A-16
    Generic Logic Blocks and Megablocks ............................. A-16
    Nets ............................................................... A-16
    Clock Usage ....................................................... A-17

pDS+ Fitter User Manual
Table of Contents

Glossary .......................................................... Glossary-1
Preface

The pDS+™ Fitter system is used to optimize, partition, place, and route logic designs for the Lattice in-system programmable Large Scale Integrated (ispLSI®) devices and programmable Large Scale Integrated (pLSI®) devices.

This user manual describes the capabilities and use of pDS+ Fitter software. It was written for design engineers who understand system and logic design and the use of design automation software. This manual contains information to guide you through compilation and device programming. It is the primary learning guide to help you use the software to design with Lattice ispLSI and pLSI devices.

Some technical reference material is included in this user manual to provide you with background material. However, it is assumed that you are familiar with the Lattice device architecture. You will need to read the Lattice Data Book to fully understand all the features of the Lattice devices.
What Is In this User Manual

This user manual contains design examples and information on the following topics:

- Using Design Attributes to specify design constraints.
- Using Fitter Control Options to specify design objectives.
- Running the pDS+ Fitter.
- Understanding log and report files.
- Design rules and tips.

Where to Look for Information

Chapter 1, Introduction – Provides an overview of the pDS+ Fitter and its design flow.

Chapter 2, Design Attributes – Describes how Design Attributes can be used to specify design constraints.

Chapter 3, Design Compilation and Control – Provides information on using Fitter Control Options to specify design objectives and direct the fitter during design compilation.

Chapter 4, Design Reports – Explains the different sections that make up the Post-Route and Pre-Route Report files.

Appendix A, Design Rules and Tips – Describes device-dependent design rules and user tips to optimize designs for delay, area, or routability.
# Documentation Conventions

This user manual follows the documentation conventions listed in the following table:

<table>
<thead>
<tr>
<th>Convention</th>
<th>Definition and Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Italics</strong></td>
<td>Italicized text represents variable input. For example:</td>
</tr>
<tr>
<td></td>
<td><em>design.1</em></td>
</tr>
<tr>
<td></td>
<td>This means you must replace <em>design</em> with the file name you have used for all the files relevant to your design.</td>
</tr>
<tr>
<td></td>
<td>Book titles and chapter sections also appear in italics. For example:</td>
</tr>
<tr>
<td></td>
<td><em>Lattice Data Book</em></td>
</tr>
<tr>
<td><strong>Courier Font</strong></td>
<td>Monospaced (Courier) font indicates text that the system displays. For example:</td>
</tr>
<tr>
<td></td>
<td>Design: <em>cnt4</em></td>
</tr>
<tr>
<td><strong>Bold Courier</strong></td>
<td>Bold Courier font indicates text you type in response to system prompts. For example:</td>
</tr>
<tr>
<td></td>
<td><code>dpm -i file_name -s a -l</code></td>
</tr>
<tr>
<td>Numbered List</td>
<td>Indicates a sequence of actions required to perform a task.</td>
</tr>
<tr>
<td>Bulleted List</td>
<td>Indicates a list or a set of choices.</td>
</tr>
<tr>
<td>l...l</td>
<td>Vertical bars indicate options that are mutually exclusive; you can select only one. For example:</td>
</tr>
<tr>
<td></td>
<td>`CLK=CLK0</td>
</tr>
<tr>
<td>“Quotes”</td>
<td>Titles of chapters are shown in quotation marks. For example:</td>
</tr>
<tr>
<td></td>
<td>See Chapter 2, “Design Attributes.”</td>
</tr>
<tr>
<td><img src="image" alt="Note" /></td>
<td>Indicates a special note.</td>
</tr>
<tr>
<td><img src="image" alt="Caution" /></td>
<td>Indicates a situation that could cause loss of data or other problems.</td>
</tr>
<tr>
<td><img src="image" alt="TIP" /></td>
<td>Indicates a special hint that makes using the software easier.</td>
</tr>
</tbody>
</table>
Related Documentation

In addition to this user manual, the following documentation is useful when using the Lattice pDS+ Fitter:

- Lattice Data Book
- ISP Daisy Chain Download Reference Manual (PC only)
- pDS+ Fitter Installation Guide - PC
- pDS+ Fitter Installation Guide - UNIX
- pDS+ Fitter Installation Guide - HP
Chapter 1  Introduction

The Lattice design tool strategy for the ispLSI® and pLSI® device families is to support a wide range of design environments. Lattice’s pDS+™ (pLSI and ispLSI Development System Plus) solution combines third-party CAE tools for design entry and verification with the Lattice pDS+ Fitter to offer a complete development solution on PC, UNIX, and HP workstation platforms.

The pDS+ Fitter uses architecture-specific algorithms to synthesize a logic description into an ispLSI or pLSI device. Steps in the device fitting (design compilation) process include design optimization, automatic logic partitioning, and automatic placement and routing.

The pDS+ solution also supports design verification. Design verification options include both functional and timing simulation. Various combinations of graphical and text-based functional and timing simulators are supported by third-party CAE vendors.

Following design verification, the pDS+ Fitter generates a JEDEC fuse map for device programming. The design can be programmed in a pLSI device using third-party programmers. Lattice ispLSI devices can be programmed directly from a PC, UNIX, or HP workstation using Lattice’s isp Engineering Kit, or from dedicated logic designed into the end-system.

A diagram of the compilation process is shown in Figure 1-1 on the next page.
VHDL Third Party Design Entry and Compilation

- EDIF
- PLA
- LAF

pDS+ Fitter
- Design Analysis
- ispLSI and pLSI Architecture-Specific Synthesis and Partitioning (Optimization and Mapping)
- Placement and Routing

Reports
- .log
- .rpt
- LDF
- JEDEC
- EDIF
- Verilog
- SDF
- OrCAD
- Viewlogic
- .SIM

pDS Programming

Output Netlists

LMC

Figure 1-1. pDS+ Fitter Design Flow
Design Entry

The design entry step is typically performed using a third-party schematic capture tool or a Hardware Description Language (HDL). Once design entry is complete, the design is ready to be implemented in an ispLSI or pLSI device.

Third-Party Design Entry Tools

The Lattice pDS+ solution supports multiple third-party CAE tools, providing designers with the capability to design in familiar CAE environments. These third-party CAE tools offer schematic capture, hardware description language (such as VHDL, Verilog, ABEL-HDL, etc.), as well as functional and timing simulators for design verification.

Input Formats

The pDS+ Fitter accepts a variety of standard inputs from third-party CAE tools, including EDIF, PLA, and Lattice Advanced Format (LAF).
Introduction

pDS+ Fitter Functions

During the compilation process, the pDS+ Fitter automatically performs the following functions:

- Analyzes your design for errors.
- Synthesizes and partitions your design.
- Places and routes your design.
- Produces physical netlists of the design.
- Produces a JEDEC-compatible device programming file.
- Generates report and log files.

Design Attributes

When you create your design, you can use Design Attributes to control how the fitter analyzes, synthesizes, partitions, places, and routes your design using the physical resources of a selected Lattice device. The attributes specify pin assignment, register placement, clock usage, and so on. These attributes are described in detail in Chapter 2, "Design Attributes."

The effects of each attribute on implementation of the design, device resource utilization, and routing are described in Appendix A, "Design Rules and Tips."

Fitter Control Options

Fitter Control Options determine how much flexibility, or lack of flexibility, the fitter has when implementing your design into the selected Lattice device. The Fitter Control Options specify synthesis strategy, device usage, output netlist format, part selection, and more. The Fitter Control Options are described in detail in Chapter 3, "Design Compilation and Control."

The effects of each control option on routing, device resource utilization, and fitter efficiency are described in Appendix A, "Design Rules and Tips."
Design Analysis

Design Analyzer checks for Lattice design rule violations. It is automatically invoked whenever a design is compiled. Design Analyzer checks the following:

- The design is specified only with valid Lattice primitives and/or their derivatives.
- Pins identify primary inputs, outputs, and bidis.
- Pins have correct assertion (input, output, or bidi).
- No dangling nets are present.
- No duplicate pin names are present.
- Lattice attributes are used correctly.

Synthesis and Partitioning

The pDS+ Fitter uses Design Attributes and Fitter Control Options to synthesize and partition the design to fit into the given device without violating device architecture or design constraints.

The partitioner performs the following functions:

- Optimizes logic equations by performing the following:
  - Performs multi-level logic optimization.
  - Identifies XOR logic to take advantage of physical XOR gates in the device.
  - Uses XORs to reduce logic through function inversion where possible.
  - Maps parallel registers into a single register.
  - Optimizes unused registers and inactive logic.
  - Removes unused inputs.
- Clusters the partitioned functions according to common clocks, output enable signals, reset signals, and fixed pin properties.
- Groups logic to fit within Lattice Generic Logic Blocks (GLBs) and I/O Cells (IOCs).

Placement and Routing

Once the design is partitioned, the placement and routing routine performs the following functions:

- Assigns I/O pins.
- Interconnects GLBs and IOCs.
- Produces GLB and IOC placement information.
pDS+ Fitter Output

After the compilation process, the pDS+ Fitter can create a variety of output formats for post-compilation design analysis, design verification, and device programming.

Netlist Formats

The fitter creates user-specified netlists for use with third-party simulators and Lattice Timing Libraries. The output netlists include the following industry-standard, third-party, and Lattice formats:

- EDIF – EDIF format netlist and timing information for use with any EDIF-compatible timing simulator.
- LDF – Internal Lattice Design Format (LDF) that can be imported into Lattice’s pLSI and ispLSI Development System (pDS®).
- ORCAD – OrCAD INF format netlist that can be imported into OrCAD’s design and simulation system.
- SDF – Standard Delay Format (SDF) for use with any OVI (Open Verilog International) compliant Verilog timing simulator.
- SIM – SIM format netlist for board-level simulation with Logic Modeling Corporation (LMC) models.
- Verilog – Verilog format netlist for use with any OVI-compliant Verilog simulator.
- Viewlogic – Viewlogic format netlist for use with any Viewlogic simulator.

Fusemap Generation

Once the design has routed, the fusemap generation process reads the routed design information, converts the design’s physical layout into device programming information, and generates a fusemap in standard JEDEC format.

The JEDEC device programming file can be used with any device programmer that accepts JEDEC fusemaps. For a list of Lattice-compatible programmers, and further information on device programming options from PC platforms, see the Lattice ISP Daisy Chain Download Reference Manual. For device programming from UNIX or HP platforms, contact your local Lattice sales representative.

Reports

The pDS+ Fitter software provides a Report File that tells you how your design fit into the Lattice device architecture. The pDS+ Fitter also generates a Log File that lists all error messages, warnings, and informative messages that occurred during compilation.
Designing With the pDS+ Fitter

The Lattice pDS+ Fitter uses Design Attributes to specify design constraints for the selected Lattice device. The Fitter Control Options define the parameters of the synthesis process and the designer’s objectives when the design is implemented. The pDS+ Fitter then attempts to synthesize your design subject to the given constraints, namely design constraints and implementation objectives.

To effectively use the pDS+ Fitter, and to better achieve your design objectives, you need to be familiar with the following subjects:

- Lattice Device Architecture
- Design Attributes
- Fitter Control Options
- Design Rules

Constraints and design objectives describe the goals of your design implementation. You must specify what you want to the software by using a proper combination of Design Attributes and Fitter Control Options. These constraints and objectives drive the synthesis process. They can guide the process to deviate from a standard design implementation to better conform to your particular design objectives. Design-rule constraints reflect device architecture restrictions that must be met for a functional design.

Lattice Device Architecture

Each Lattice ispLSI or pLSI device contains logic resources which the pDS+ Fitter uses to partition and place and route user-specified logic in a design.

How the pDS+ Fitter uses the logic resources of a device is impacted by use of Design Attributes and Fitter Control Options. As stated previously, the pDS+ Fitter gives priority to design-rule (device architecture) constraints to meet the requirements for a functional design. Therefore, the fitter occasionally ignores a user-specified Design Attribute or Fitter Control Option to make optimum use of the logic resources of a device, or to meet device constraints.

Figure 1-2 shows an example of a Lattice pLSI device and its logic resources.
Figure 1-2. Logic Resources for pLSI 1032 Device
The logic resources which the user can most easily manipulate are Generic Logic Blocks (GLBs) and I/O Cells (IOCs).

**Generic Logic Blocks (GLB)**

A Generic Logic Block (GLB) is the basic unit of logic for each device in the Lattice ispLSI and pLSI family. Each GLB contains global inputs, dedicated inputs, a programmable AND/OR/XOR array, registers, and outputs.

The pDS+ Fitter partitions the logic of your design and maps it to the GLBs of the selected device. Figure 1-3 is an example of a GLB.

---

Figure 1-3. GLB Resources
**I/O Cell (IOC)**

Each IOC connects directly to an I/O pin and can be programmed for combinational input, registered input, latched input, direct output, 3-state output, or bidirectional I/O.

The pDS+ Fitter checks each pin for connectivity and tries to honor pins locked by the user. Figure 1-4 is an example of the logic resources available in an IOC.

![Diagram of I/O Cell (IOC)](image)

*Figure 1-4. IOC Resources*
Design Attributes

Design Attribute constraints represent design goals and restrictions that you want, but may not be critical to the successful operation of a design.

The pDS+ Fitter attempts to meet both design-rule and Design Attribute constraints, but gives priority to design-rule constraints, as they are required for functional designs. In cases where a Design Attribute constraint contradicts a design-rule constraint, either the Design Attribute constraint is relaxed, or the netlist is automatically modified to honor the design-rule constraint, and a warning message is issued.

Fitter Control Options

Fitter Control Options define global objectives for the design implementation process. These options control usage of device resources for making trade-offs in achieving a desired level of balance among possibly conflicting objectives, such as minimum delay, maximum device resource utilization, and device routability. Such balance is obtained while observing device design rules. Design Attributes are then honored within Fitter Control Options and design rules.

Design Rules

Design rules are by-products of a systematic and automatic design implementation as well as specifics of device architecture. They in turn identify conflicting Design Attributes and Fitter Control Options. Such rules have highest priority when the pDS+ Fitter is implementing a design. Design rules range from syntactic limitations, such as maximum allowable length of design identifiers, to rules pertaining to ispLSI and pLSI architecture, such as maximum allowable number of global clocks used in a design.
Lattice-specific Design Attributes affect how the fitter implements your design. Using these attributes correctly is a key factor for successful compilation of your design.

When you assign Design Attributes to your design, the fitter takes them as suggestions, rather than as literal assignments. Although Design Attributes are generally used by the fitter as you assign them, occasionally, the fitter will not honor an assigned Design Attribute due to device constraints or resource usage conflicts.

Two common situations in which Design Attributes are rejected are when they are attached to an inactive element of your design, or when conflicting Design Attributes are specified (for example, when a particular clock line is assigned as CLK0 and IOCLK0). A warning message or error message is usually issued by the pDS+ Fitter software whenever it is necessary to ignore attributes in your design. Warning messages are also issued when Design Attributes are applied that would result in a noticeable deviation from a more optimal implementation of the design.

Design Attributes should be used conservatively to take advantage of their effectiveness and to avoid any significant side effects that may result from extensive usage. Design Attributes should be used in localized areas of a design with specific implementation needs in mind, such as timing or observability.
Design Attributes

The following Design Attributes control how your design is implemented into the logic resources of the target device. Each Design Attribute you add places restrictions on the fitter by giving it less freedom to use available logic resources. Apply these Design Attributes carefully to avoid overconstraining the fitter and possibly causing a routing failure.

The Design Attributes are functionally grouped as follows:

- **Net Attributes**
  - CLK – Assigns clock signals to specific clock lines.
  - GROUP – Suggests a particular grouping of functions into GLBs.
  - PRESERVE – Prevents removal of a net during logic optimization.

- **Path Attributes**
  - SAP/EAP – Specifies the Start and End of an Asynchronous Path.
  - SCP/ECP – Specifies the Start and End of a Critical Path.
  - SNP/ENP – Specifies the Start and End of a No-Minimize Path.

- **Symbol Attributes**
  - LXOR2 – Enforces direct implementation of a two-input XOR.
  - OPTIMIZE – Selects either hard or soft macros.
  - PROTECT – Prevents inclusion of a primitive in logic optimization.
  - REGTYPE – Determines register location (in GLB or IOC).

- **Pin Attributes**
  - CRIT – Assigns specific outputs to use the ORP bypass.
  - LOCK – Assigns device I/O pins.
  - PULLUP – Assigns specific IOCs to use the pull-up function on the device.
  - SLOWSLEW – Assigns slow slew rate to specific outputs.
Applying Lattice Design Attributes

Design Attributes are applied to pins, nets, or symbols in your design as shown in Table 2-1.

Table 2-1. Where to Place Attributes

<table>
<thead>
<tr>
<th>Attribute Type</th>
<th>Attribute Placement</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Net</td>
</tr>
<tr>
<td>GROUP</td>
<td>Net</td>
</tr>
<tr>
<td>PRESERVE</td>
<td>Net</td>
</tr>
<tr>
<td>SAP/EAP, SCP/ECP, SNP/ENP</td>
<td>Net</td>
</tr>
<tr>
<td>LXOR2</td>
<td>Symbol</td>
</tr>
<tr>
<td>OPTIMIZE</td>
<td>Symbol</td>
</tr>
<tr>
<td>PROTECT</td>
<td>Symbol</td>
</tr>
<tr>
<td>REGTYPE</td>
<td>Symbol</td>
</tr>
<tr>
<td>CRIT</td>
<td>External Pin</td>
</tr>
<tr>
<td>LOCK</td>
<td>External Pin</td>
</tr>
<tr>
<td>PULLUP</td>
<td>External Pin</td>
</tr>
<tr>
<td>SLOWSLEW</td>
<td>External Pin</td>
</tr>
</tbody>
</table>

The following shows the general syntax for Design Attributes:

```
attribute_name=attribute_value
```

The equal sign (=) may or may not be needed in your design environment. The exact syntax for a Design Attribute may change slightly within different design entry environments.
Precedence of Design Attributes

When several Design Attributes are used in a design, they are all honored as long as they do not conflict or relate to the same logic. If they conflict, one or more of the Design Attributes will be ignored, depending on the design. If they refer to the same logic, one Design Attribute can override other Design Attributes.

Table 2-2 groups Design Attributes in their order of precedence when relating to the same logic. A Design Attribute with a higher precedence (for example, 1) overrides those with lower precedence (for example, 5). Design Attributes with the same level of precedence will generally not override each other, but may override each other in a design-dependent fashion if they conflict.

<table>
<thead>
<tr>
<th>Precedence</th>
<th>Design Attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>LOCK, LXOR2, OPTIMIZE, PRESERVE, PROTECT, PULLUP, SLOWSLEW</td>
</tr>
<tr>
<td>2</td>
<td>SAPIEAP</td>
</tr>
<tr>
<td>3</td>
<td>SNPIENP</td>
</tr>
<tr>
<td>4</td>
<td>SCP/ECP</td>
</tr>
<tr>
<td>5</td>
<td>CLK, CRIT, GROUP, REGTYPE</td>
</tr>
</tbody>
</table>

Table 2-2. Design Attribute Precedence
Net Attributes

The following Design Attributes can be applied to the nets in your design:

- CLK
- GROUP
- PRESERVE

CLK

The CLK Design Attribute assigns device clocks to specific clock inputs of GLBs or IOCs.

Synopsis

CLK=CLK0 | CLK1 | CLK2 | IOCLK0 | IOCLK1 | FASTCLK | SLOWCLK

Description

A clock signal is any net connected to the clock input of a register. The fitter automatically determines whether nets should use dedicated clock resources or the slower product term (PT) clocks unless you use a CLK attribute.

The CLK attribute can have the following values:

- CLK0 – Assigns the signal to the dedicated clock line CLK0.
- CLK1 – Assigns the signal to the dedicated clock line CLK1.
- CLK2 – Assigns the signal to the dedicated clock line CLK2.
- IOCLK0 – Assigns the signal to the dedicated clock line IOCLK0.
- IOCLK1 – Assigns the signal to the dedicated clock line IOCLK1.

Any register clocked by CLK0, CLK1, or CLK2 clock signals is automatically placed inside a GLB.

- IOCLK0 – Assigns the signal to the dedicated clock line IOCLK0.
- IOCLK1 – Assigns the signal to the dedicated clock line IOCLK1.

Any register clocked by IOCLK0 or IOCLK1 is automatically placed within an IOC (not within a GLB) if the input to the register is connected to a single-fanout input pin. If the register input comes from any combinational logic or multi-fanout input pin, the register must be placed in a GLB; you will get a warning if you assign an IOC clock to the clock input of such a register.

- FASTCLK – Assigns the signal to any of the dedicated CLK lines (CLK0, CLK1, CLK2, IOCLK0, or IOCLK1) at the discretion of the fitter. This allows more partitioning flexibility. Gated clocks, when specified as FASTCLKs, use the dedicated clock GLB and the clock distribution network where available.
• SLOWCLK – Assigns the signal to a GLB PT clock. Any register clocked by a SLOWCLK signal is automatically placed within a GLB (not within an IOC). Use this option to define a clock as a PT clock.

The CLK attribute should be attached to a net leading directly to the clock input of one or more registers. Any intervening logic gates, except simple buffers and inverters, disable the relationship between the CLK attribute and the clock signal, and any registers driven by such a signal.

Any registers with clock, reset, or data inputs driven by constants GND or VCC, whose outputs cannot be toggled, are removed and their outputs are replaced by constant GND. Any clock attribute attached to the clock inputs of these registers is ignored.

Any clock attribute applied to a clock signal which is driving both GLB and IOC registers (split clock), should completely describe the desired clock line usage. Certain combinations of CLK attributes may be acceptable within the constraints of the specified Lattice device when separated by commas. For example:

\[
\text{CLK} = \text{CLK2, IOCLK0, FASTCLK}
\]

See the Lattice Data Book for more information on legal combinations for each Lattice device.

All Lattice devices have dedicated clock pins which can help increase the operating speed of the part. For more information on dedicated clock pins, see the Lattice Data Book.

**Example**

Figure 2-1 shows the assignment of a clock signal to the dedicated clock line CLK2.

[Diagram showing clock signal assignment]

Figure 2-1. Assigning a Clock Signal to a Dedicated Clock Line
GROUP

The GROUP Design Attribute identifies GLB outputs which are to be grouped together when forming GLBs.

Synopsis

GROUP=group_name

Description

Any net with the GROUP attribute is preserved in the resulting netlist. Furthermore, nets with GROUP attributes and with similar group names are attempted to be grouped as GLB outputs of a single GLB where possible. Such a GLB can still be split by the placement and routing software for a successful routing. The GROUP attribute is ignored if more than four nets with GROUP attributes have the same group names.

The GROUP attribute has the lowest precedence among Design Attributes, and therefore will be ignored if it conflicts with any architectural constraints or any other Design Attributes. This is likely to occur when the design is synthesized making the desired grouping infeasible.

The GROUP attribute should be used carefully in possible conjunction with other Design Attributes to guarantee a feasible grouping of logic after synthesis. The report file from the fitter can be referenced to see the implementation of logic after synthesis, and to deduce the possible cause of a grouping violation.

Example

Figure 2-2 shows an example of the GROUP attribute assigned to two nets, net D and net H. These two nets will be implemented as outputs of a single GLB. However, if the Fitter Control Option MAX_GLB_IN is set to 5, then this grouping will be ignored, because it violates the specified maximum GLB input limit.
**PRESERVE**

The PRESERVE Design Attribute identifies nets that you do not want to be eliminated during the logic optimization process.

**Synopsis**

PRESERVE

**Description**

PRESERVE forces the net to a GLB or IOC output. This is useful for debugging purposes where specific test points need to be preserved.

The following are some design rules for using the PRESERVE Design Attribute:

- PRESERVE assigns a net to a GLB or IOC output; this may increase delay levels, as well as the total required number of GLBs when used improperly.
- A preserved net implemented as GLB output may be duplicated by the fitter for successful routing. Duplicated nets derive their names from the preserved net name and may not be available in the user-specified form. See the SAP/EAP attribute description to avoid this duplication.
- Parallel logic is normally reduced by the fitter if their outputs are not preserved. Use PRESERVE to prevent the fitter from reducing parallel logic.
Example

Figure 2-3 shows an example of assigning PRESERVE to net D. In this example, the AND and OR gates are normally mapped into a single GLB, but are forced into two GLB outputs with net name D maintained as a GLB output name driven by the AND gate as a result of the PRESERVE attribute. Net D is implemented inside a GLB if it is not preserved.

![Diagram of Figure 2-3](image)

Figure 2-3. Using the PRESERVE Attribute

You can also use PRESERVE to assist the fitter in partitioning your design. For example, the logic in Figure 2-4 translates into 128 PTs in a sum-of-products form.

![Diagram of Figure 2-4](image)

Figure 2-4. XOR Without PRESERVE Assigned
By using PRESERVE on the Y1 and Y2 nets, as shown in Figure 2-5, Y1 and Y2 are preserved and the number of PTs is reduced to eight for each first-level exclusive-or (for a total of 18 PTs from the original 128 PTs).

![Diagram of XORs with PRESERVE Assigned](image)

Figure 2-5. XORs with PRESERVE Assigned

Figure 2-6 is an example of parallel registers before the design is optimized.

![Diagram of Parallel Registers without PRESERVE Attributes](image)

Figure 2-6. Parallel Registers without PRESERVE Attributes
Without PRESERVE attributes, the parallel registers are reduced during optimization, resulting in the implementation shown in Figure 2-7.

Figure 2-7. Parallel Registers Reduced

Figure 2-8 shows the parallel registers with PRESERVE attributes attached to both register outputs. This prevents the reduction of parallel registers during optimization and preserves the output nets.

Figure 2-8. Parallel Registers with PRESERVE Attributes
Path Attributes

Path Attributes can be used to identify a set of paths as Asynchronous Paths, No-Minimize Paths, or Critical Paths. Each path identifies a single net as the starting point of the path and a corresponding single net as the ending point of the path. Any starting point path specification that does not have a matching ending point is ignored and a warning message is issued. However, a path specification can include an ending point only, in which case any combinational path leading to the specified ending point is considered to belong to the specified path. Any path specification with duplicate starting and/or ending points for the same path is flagged as an illegal specification.

Multiple paths can be defined in a single path specification.

When several different path specifications overlap, as far as logic optimization is concerned, Asynchronous Path specifications override any No-Minimize Path specifications; and any Asynchronous Path and/or No-Minimize Path specifications override any Critical Path specifications involving the same logic. The net attribute PRESERVE, when used in conjunction with a path attribute, impacts the implementation of logic independently. For example, a PRESERVE attribute applied in the middle of a Critical Path creates a GLB boundary at that point, despite the fact that a more efficient implementation of logic could provide a more optimal implementation of the Critical Path.

Any path going through a register or a 3-state buffer is ignored. Any part of a path going through a hard macro is also ignored.

Any starting or ending point of a path is interpreted as a soft boundary, which allows similar gates to be merged over the boundary during the mapping process. No global optimization, however, is performed over the starting or ending points. A hard boundary can be defined by using the PRESERVE attribute in conjunction with a starting or ending point specification for the path, in which case no gates are merged over the boundaries defined by the preserved starting or ending points.

When there are combinational loops and the whole loop is covered by path attributes, using a buffer is essential. In Figure 2-9, Path1 only relates to the net OUT and not to the path going through gates B, C, and D.
To correctly identify the logic on the loop, modify the network as shown below in Figure 2-10. In this case, gates B, C, and D are all considered to be on Path1.

Figure 2-9. Path1 Relates to the Net OUT Only

Figure 2-10. Modify the Network to Identify the Loop


**Design Attributes**

**SAP/EAP**

The SAP Design Attribute specifies the Start of an Asynchronous Path. Each SAP attribute must have an associated EAP attribute with the same path name.

The EAP Design Attribute specifies the End of an Asynchronous Path.

**Synopsis**

\[
\text{SAP} = \text{path1, path2, ... pathN} \\
\text{EAP} = \text{path1, path2, ... pathN}
\]

**Description**

The fitter duplicates GLB outputs where necessary to improve routability. If a GLB output is part of an asynchronous path, its duplication may be undesirable. Asynchronous Path specifications prevent the fitter from optimizing logic and duplicating GLB outputs that are located on any path connecting the starting and ending points of the path.

If SAP and EAP are applied to the same net, that net is not duplicated by the fitter if it is implemented as a GLB output. Use the PRESERVE attribute to force the fitter to implement that net as a GLB output.

The following are some rules for using the SAP/EAP Design Attributes:

- Allowing the fitter to duplicate outputs gives the router more flexibility and can prevent routing problems. Using SAP/EAP may unnecessarily overconstrain the fitter.

- Merging similar gates at SAP/EAP boundaries that do not have the PRESERVE attribute may cause the output of the resulting gate to be duplicated by the fitter. Use PRESERVE to prevent merging similar gates and net duplication.

- If a net with SAP/EAP is driven by a signal inversion, the net may disappear due to forward or backward merging of the signal inversion over the net. Use PRESERVE to prevent merging of a signal inversion over a net with SAP/EAP attributes.

Any buffer on an asynchronous path is implemented as a single GLB level. Use caution in specifying asynchronous paths through library macros which have embedded buffers, such as input and output buffering macros.
Example

Figure 2-11 displays part of a design schematic. Figure 2-12 is a potential implementation at the end of the fitting process, the register is duplicated by the fitter for routing improvement. Figure 2-13 specifies the register output as asynchronous and thus the fitter would not duplicate the register resulting in an implementation similar to Figure 2-14.

![Diagram](image)

Figure 2-11. Circuit Without SAP/EAP Before Compilation

![Diagram](image)

Figure 2-12. Circuit Without SAP/EAP After Compilation
Figure 2-13. Circuit Using SAP/EAP Before Compilation

Figure 2-14. Circuit Using SAP/EAP After Compilation
SCP/ECP

The SCP Design Attribute specifies the Start of a Critical Path. Each SCP attribute must have an associated ECP attribute with the same path name.

The ECP Design Attribute specifies the end of a Critical Path.

Synopsis

SCP=path1, path2, ..., pathN
ECP=path1, path2, ..., pathN

Description

Critical Paths instruct the fitter to minimize the number of GLB levels in a logic path, as well as the signal path delay within the GLBs, only if the logic consists of four Product Terms or less in a sum-of-products form.

You only need to apply SCP/ECP properties to a representative subset of the related Critical Path starting and ending points. If you do not know which Critical Path beginning or ending points to mark, you can mark them all. If SCP and ECP attributes relating to the same path are applied to the same net, they are ignored.

A critical path implementation may not produce what you expected if applied to a wide-input logic gate (which is not directly mappable to the Lattice ispLSI and pLSI architecture). To achieve your desired implementation, replace the wide-input logic gate with several narrow-input gates and apply SCP and ECP attributes.

Critical paths can be specified with embedded registers by specifying two separate critical paths: a Critical Input Path to the register input, and a Critical Output Path from the register output.

Example

In Figure 2-15 (A), the circuit does not use SCP/ECP attributes. The resulting two-GLB level implementation is shown in Figure 2-15 (B). The fitter normally avoids a one-level GLB implementation when it results in a large number of PTs. The second circuit shown in Figure 2-16 (A), uses SCP/ECP attributes and results in a one-GLB level implementation (Figure 2-16 (B) despite its use of more product terms and thus more GLB resources. A two-GLB level implementation uses logic resources more efficiently; a one-GLB level implementation is superior for speed-critical applications.
Figure 2-15.  (A) SCP/ECP Not Used  (B) Resulting Two-GLB Level Implementation
Figure 2-16. (A) SCP/ECP Used (B) Resulting One-GLB Level Implementation
SNP/ENP

The SNP Design Attribute specifies the Start of a No-Minimize Path. Each SNP attribute must have an associated ENP attribute with the same path name.

The ENP Design Attribute specifies the end of a No-Minimize Path.

Synopsis

SNP=path1, path2, ..., pathN
ENP=path1, path2, ..., pathN

Description

The fitter does not optimize the logic on a No-Minimize Path. However, similar gates may be merged and inactive or parallel logic may be removed, or a wide-input logic gate may be split during the mapping process.

Any buffer on a No-Minimize Path is implemented as a one-GLB level. Exercise caution when specifying No-Minimize Paths through library macros with embedded buffers, such as input and output buffering macros. Any inverting buffer on a No-Minimize Path is merged with the driving or driven logic when appropriate.

If SNP and ENP relating to the same path are applied to the same net, they are ignored.

Example

Figure 2-17 shows an example of a circuit without SNP/ENP attributes assigned. The implementation of this logic is displayed in Figure 2-18, which can potentially exhibit a glitch at the output node OUT. (OUT is implementing a latch function.)
Figure 2-17. Circuit Not Using SNP/ENP Before Compilation

Figure 2-18. Circuit Not Using SNP/ENP After Compilation
Figure 2-19 is the same circuit with SNP and ENP attributes assigned. In the resulting implementation (Figure 2-20), the gates on the No-Minimize Path “Path1” are maintained, resulting in a glitch-free latch function.

Figure 2-19. Circuit Using SNP/ENP Before Compilation

Figure 2-20. Circuit Using SNP/ENP After Compilation
Symbol Attributes

The following Design Attributes can be applied to the symbols in your design:

- LXOR2
- OPTIMIZE
- PROTECT
- REGTYPE

LXOR2

The LXOR2 Design Attribute enforces implementation of a two-input exclusive-or function using a hardware, two-input exclusive-or.

Synopsis

LXOR2

Description

In schematic-based applications, this attribute may be specified through instantiation of a particular library primitive, normally named “LXOR2.” In HDL environments, the LXOR2 attribute should only be applied to a simple two-input exclusive-or function where both inputs are simple variables. This removes any ambiguity in recognizing the exclusive-or gate.
OPTIMIZE

The OPTIMIZE Design Attribute specifies whether a macro is hard or soft and can only be used with schematic packages that are supported by the Lattice macro libraries.

Synopsis

OPTIMIZE=ON | OFF

Description

A (soft) macro is a predefined netlist of a particular logic function. A macro may be pre-mapped to the pLSI architecture to optimize it for optimal resource utilization or performance. Such a pre-mapped representation of a macro is referred to as a hard macro.

OPTIMIZE=ON specifies soft macros and OPTIMIZE=OFF specifies hard macros. You can use OPTIMIZE=ON with any of the hard macros listed in the Lattice Macro Library Reference Manual.

The default for hard macros is OPTIMIZE=OFF, which instructs the fitter not to optimize them. They are treated as “black boxes” which are pre-mapped in the pLSI architecture. To change these hard macros to soft macros, add the OPTIMIZE=ON attribute to each applicable macro instance. This tells the fitter to use the netlist of that macro and optimize it with the rest of your design. All other macros are soft only, including any user-created macros.

To change a soft macro back to a hard macro, change OPTIMIZE=ON to OPTIMIZE=OFF. This can only be done on soft macros which are also available in hard macro form.

Every hard macro in the Lattice macro library has an equivalent soft macro, but there are some soft macros that do not have equivalent hard macros. If you attempt to specify OPTIMIZE=OFF on a soft macro that does not have a corresponding hard macro, an error occurs. See the Lattice Macro Library Reference Manual for more details.

Because hard macros require predefined mapping of their logic into pLSI device resources, exercise caution when using hard macros with other Design Attributes. Certain combinations, such as applying CLK or CRIT attributes to the output of a hard macro, can make a design infeasible in the specified form. The pDS+ Fitter usually resolves this by ignoring one or more of these attributes.
During optimization, all or part of an inactive hard macro logic may be removed. This may include any unused hard macro output, as well as any inputs driven by a constant value.

**Example**

Figure 2-21 is an example of using OPTIMIZE=ON and OPTIMIZE=OFF.

![Diagram of OPTIMIZE Attribute Usage](image)

Figure 2-21. OPTIMIZE Attribute Usage
PROTECT

The PROTECT Design Attribute prevents optimization of the specified combinational primitive during logic optimization of your design.

Synopsis

PROTECT

Description

PROTECT is attached to the symbol or an instance of a symbol in schematic-entry design environments. It prevents optimization of the specified combinational primitive during logic optimization of your design. The protected primitive may still be merged with similar gates or split during the mapping stage of synthesis.

Inactive or parallel logic may be removed during optimization, even though a PROTECT attribute is assigned. A protected buffer will be implemented as a single GLB level. A protected inverter will be merged with the surrounding logic. Registers, LXOR2s, 3-state buffers, I/O pins, and hard macros cannot be protected.

Example

In Figure 2-22, PROTECT has similar impact to using a No-Minimize Path. The implementation will closely resemble the circuit shown in Figure 2-23.

![Circuit Diagram]

Figure 2-22. Correct Use of the PROTECT Attribute
Figure 2-23. Implementation Result After Using PROTECT

**REGTYPE**

The REGTYPE Design Attribute allows you to place a particular register either inside a GLB or inside an IOC if assigned to a register with no Product Term reset.

**Synopsis**

REGTYPE=GLB | IOC

**Description**

Specifying REGTYPE also implies which set of dedicated clocks the fitter can use for the register. You can only use REGTYPE=IOC on a register connected to a single-fanout input pin. The register should not use a Product Term reset or preset input.

The fitter automatically places registers and assigns clock input pins for you. The fitter attempts to place registers in IOCs if there is no logic between the input pin and the register data input. Use REGTYPE when you need to group registers into IOCs or GLBs for minimizing signal skew.

For example, if you have an 8-bit bus, you may want to place all of the bus registers in the same relative location. (All registers can be placed in GLBs or all registers can be placed in IOCs.)
REGTYPE=GLB places the register in a GLB and allows the fitter to use the following GLB clocks:

- CLK0
- CLK1
- CLK2
- SLOWCLK (PT Clock)

REGTYPE=IOC places the register in an IOC and allows the fitter to use the following IOC clocks:

- IOCLK0
- IOCLK1

If you assign a dedicated clock pin to a register, the fitter automatically determines where the register is to be placed. In this case, the REGTYPE attribute is not required. See the CLK attribute for more information.

**Example**

If REGTYPE and CLK attribute values conflict, you receive a warning message, and the clock and register assignments are made by the fitter. For example, the following combination of attributes causes a warning when assigned to a register and the clock input of that register (Figure 2-24), because an IOC register cannot be clocked by a GLB clock.

\[
\text{REGTYPE}=\text{IOC} \\
\text{CLK}=\text{CLK2}
\]

![Figure 2-24. Conflicting REGTYPE and CLK Usage](image-url)
Pin Attributes

The following Design Attributes can be applied to the pins in your design:

- CRIT
- LOCK
- PULLUP
- SLOWSLEW

CRIT

The CRIT Design Attribute instructs the fitter to use the Output Routing Pool (ORP) bypass. Use CRIT for GLB outputs that require the least possible delay.

Synopsis

CRIT

Description

You can place CRIT only on output or bidirectional pins; CRIT attributes placed on nets are ignored. In the pLSI 1000 and 3000 device families, only two of four GLB outputs can use the ORP bypass. You may restrict routing and device resource utilization if you specify too many CRIT outputs in these device families.

Certain combinations of the CRIT and LOCK and/or CRIT and CLK attributes may cause a conflict, and result in a warning message and removal of one or more of those attributes.

Example

In Figure 2-25 the CRIT and LOCK attributes require the two registers to be placed in the same GLB, but they require two different global clocks and cannot be placed into the same GLB. This is illegal. Remove one or more attributes for possible implementation. In this case, the CRIT attribute is ignored by the fitter.
Design Attributes

The LOCK Design Attribute assigns package pins to design I/O ports.

**Synopsis**

LOCK=pin_number

**Description**

The LOCK Design Attribute can be used to assign design I/O ports to specific package pins.

Any redundant input pins which are not driving logic after logic optimization are removed along with their associated LOCK attributes.

**Example**

Figure 2-26 is an example of the correct use of the LOCK attribute.

---

Figure 2-25. Conflicting Use of CRIT and LOCK Attributes in the pLSI1032-80LJ84

LOCK

The LOCK Design Attribute assigns package pins to design I/O ports.

**Synopsis**

LOCK=pin_number

**Description**

The LOCK Design Attribute can be used to assign design I/O ports to specific package pins.

Any redundant input pins which are not driving logic after logic optimization are removed along with their associated LOCK attributes.

**Example**

Figure 2-26 is an example of the correct use of the LOCK attribute.
Certain combinations of LOCK attributes may result in a non-optimal design implementation. Figure 2-27 (A) is an example of improper use of the LOCK attribute; a single AND gate is locked to two different megablocks at the input and output sides. In this case, the output $Z$ should be fed through a second GLB before it can connect to an IOC pin locked to a megablock other than that of pin $A$. Figure 2-29 (B) shows the resulting implementation.

![Diagrams](image-url)
**PULLUP**

The PULLUP Design Attribute identifies an external pin that is to use the device pull-up feature.

**Synopsis**

PULLUP

**Description**

External pins can be pulled up individually only if the Fitter Control Device Option PULLUP is unspecified or set to OFF. Fitter Control Device Option PULLUP set to ON activates the pull-up on all pins, irrespective of individual pin Design Attribute PULLUPs.

**SLOWSLEW**

The SLOWSLEW Design Attribute identifies an external output pin as having slow slew rate. The SLOWSLEW attribute can only be attached to output or bidirectional pins.

**Synopsis**

SLOWSLEW
The pDS+ Fitter software can be invoked from the command line of your system through the Design Process Manager (DPM). When the pDS+ Fitter software is executed by DPM, all relevant files and parameters are passed to the appropriate pDS+ Fitter modules. Once a design is routed, DPM merges the various report files into a report file, *design_name*.rpt, and a log file, *design_name*.log, containing messages, warnings, or errors issued by the DPM processes. If you interrupt the compilation process (for example, by pressing Control-C) these files may not be created, or some intermediate files may not be removed, or may be incomplete.

Compilation of your design and control of the pDS+ Fitter are influenced by the use of Fitter Control Options. These options are device-dependent, and determine how your design is partitioned, placed, and routed into the physical resources of the target device.

The Fitter Control Options perform the following functions:

- Determine the flexibility given to the fitter to complete your design.
- Define the global objectives for design implementation.
- Describes allocation of physical device resources in support of specific Device Options.
- Produce a physical netlist of your design.

Usually, you try to optimize your design for speed, for resource utilization, or for both. You can begin compiling with strict parameters that optimize for your design goals. These parameters may be too restrictive for the available device resources and therefore may result in a compile failure. If this occurs, try sets of parameters that gradually decrease the restrictions until compilation is successful.

If the fitter encounters an error, or if it determines that your design is not routable for any reason, the compile process ends and you are informed of the problem through the report and log files.
Fitter Control Options can be specified from the command-line, through a Lattice parameter (.par) file, or in the design source file. If a Fitter Control Option is specified in more than one place, the precedence for implementation is command-line, parameter file, and design description.

The following sections describe DPM command-line options, Lattice parameter file syntax, and detailed descriptions of the Fitter Control Options.
Design Process Manager

The `dpm` command is used to invoke the Design Process Manager which manages the individual functions of the compilation process. Only one active compilation job can be running in a working directory at any given time. Running more than one compilation job from the same directory may result in a system error.

**Synopsis**

```
dpm [-c] [-e 1..3] [-i file_name]
    [-if edif|laf|pla|viewlogic] [-l] [-m 2..24] [-n 1..4]
    [-of edif|ldf|orcad|preroute_ldf|sim|verilog|viewlogic]
    [-p part_name] [-q] [-r file_name] [-s a|d|n]
    [-t file_name] [-y file_name] [-z] [-C] [design_name]
```

**Description**

The following are examples and descriptions of the `dpm` command-line options. The command-line options for the `dpm` command are case sensitive.

- **-c**
  
  **CARRY_PIN_DIRECTION**
  
  CARRY_PIN_DIRECTION allows you to carry user-specified pin directions to any simulation output.

- **-e [1..3]**
  
  **EFFORT**
  
  EFFORT allows you to specify one of three optimization effort levels. The level values are 1 to 3, with a default of 2.

- **-i file_name**
  
  **Input File**
  
  Specifies an input file name in complete form.

**Examples:**

```
dpm -if edif -i my_design.edn
    dpm -if laf -i my_design.laf
```
-if format  \textbf{Input Netlist Format}  
Specifies an input netlist format. The values for input netlist formats are edif, laf, pla, or viewlogic. The default format is laf.  
\textbf{Example:}  
dpm -if pla -i adder.pla

-l  \textbf{IGNORE\_FIXED\_PIN}  
IGNORE\_FIXED\_PIN causes the fitter to ignore the pin locking attributes (\texttt{LOCK}) in your design.

-m [2..24]  \textbf{MAX\_GLB\_IN (2..24)}  
MAX\_GLB\_IN limits the number of GLB inputs available to the fitter.  
MAX\_GLB\_IN input values are 2 to 18 for the 1000 and 2000 device families, and 2 to 24 for the 3000 device family. Default is 16 for 1000 and 2000 device families. Default is 24 for the 3000 device family.

-n [1..4]  \textbf{MAX\_GLB\_OUT (1..4)}  
MAX\_GLB\_OUT limits the number of GLB outputs available to the fitter.  
MAX\_GLB\_OUT output values are 1 to 4, with a default of 4.

-of format  \textbf{OUTPUT\_FORM}  
Specifies an output netlist format. The values for output netlist formats are edif, ldf, orcad, preroute_ldf, verilog, or viewlogic. Several output formats can be specified by repeating \texttt{-of format} on the command-line. There is no default for this option.  
\textbf{Example:}  
dpm -if laf -i adder.laf -of verilog -of edif

-p part_name  \textbf{PART}  
PART specifies the part number of the target device. The default part number is pLSI1032-80LJ84. For a complete list of valid part numbers, see the \textit{pDS+ Fitter Release Notes}.  

-q **EXTENDED_ROUTE**
EXTENDED_ROUTE instructs the router to use extended routing methods in an attempt to route the design.

- If you specify -q (query), this is equivalent to EXTENDED_ROUTE=OFF.
- If you do not specify -q (query), DPM defaults to EXTENDED_ROUTE=ON.

-r *file_name** **PARAM_FILE**
Directs the Design Process Manager to use the specified Lattice parameter file for compilation specifications. See the “Lattice Parameter File” section on page 3-7 for more information.

Example:
```
dpm -if edif -i adder.edn -r my_file.par
```

-s [{a} {d} {n}] **STRATEGY**
STRATEGY allows you to specify one of the following three optimization strategies:

- AREA (a) – Minimum area (default).
- DELAY (d) – Minimum delay.
- NO_OPTIMIZATION (n) – Minimal change to your design.

-t *file_name** **TIMING_FILE**
When you compile your design, you can direct the pDS+ Fitter to generate a Viewlogic timing simulation wir file (timing.l) with the OUTPUT_FORM option. The TIMING_FILE option allows you to replace the default name “timing.1” with a different file name. You can save several different versions of the wir file using different TIMING_FILE file names, and simulate the wir files at a later time with a Viewlogic simulator.

If you specify the name of your output file to be the same as your design, you will receive an error message from the Design Analysis program if you run the fitter. To avoid receiving an error message, change the TIMING_FILE value to a name other than your project name before you run the fitter.

Example:
```
dpm -if laf -i input.laf -of viewlogic -t my_file
```

The resulting file name is my_file.1. If you specify TIMING_FILE without a file name, the timing.1 file is not changed.
**PIN_FILE**

PIN_FILE allows you to receive pin assignments from a pin file.

Example:
```
dpm -if pla -i adder.pla -y adder
```
```
dpm -if pla -i adder.pla -l -y adder
```

In the second example, pin assignments in the netlist source file are ignored due to the `-l` option. The pin assignments from the pin file are then applied.

**USE_GLOBAL_RESET**

USE_GLOBAL_RESET allows you to move a global register reset signal to the global reset pin.

**CASE_SENSITIVE**

CASE_SENSITIVE allows you to treat identifier names as case sensitive.

**Viewlogic Design**

Specifies a design file name with no extension for Viewlogic designs. You must be in the Viewlogic working directory when using this option.

Example:
```
dpm -if viewlogic my_design
```
Lattice Parameter File

The Lattice Parameter file contains alternate sets of Fitter Control Options and Device Control Options that can be used to run different iterations of your design. You can create this simple text file using an ASCII text editor.

When a Lattice Parameter File is used, all relevant files and parameters are passed to the appropriate pDS+ Fitter software modules by the Design Process Manager (DPM). Once a design is routed, DPM merges the various report files into a report file, design_name.rpt, and a log file, design_name.log, containing messages, warnings, or errors issued by the DPM processes.

The following rules apply to Lattice parameter files:

- Each statement consists of an option name followed by the option value.
- Each statement in the file is on a separate line.
- Each set of parameters is terminated by an END statement.
- You can have an unlimited number of parameter sets in a file.
- The # symbol at the beginning of a line specifies comments.
- Unspecified options are replaced with default values or values from a design source file.
- The part number specified in the design source file is assumed, unless a part number is explicitly defined in each parameter set.
- The statements can use any mixture of uppercase and lowercase characters.
- The fitter will stop after running a successful set of parameters or if an error occurs. Any output generated corresponds to this successful run or the latest run.
- When two different part names relating to different packages are used in one Parameter File, any pin lockings can be ignored by specifying the IGNORE_FIXED_PIN ON option.
- There is no “=” between any attribute name and value.
- The parameter file name should have a .par extension. The file_name cannot be the same as the design_name.

**NOTE**

Do not use PARAM_FILE within a Lattice parameter file. This could cause a loop in the program, which is not allowed. PARAM_FILE can be used in a design description source file.
**Lattice Parameter File Example**

The following is an example of a Lattice parameter file.

```
MAX_GLB_IN 12
PART pLSI1016-60LJ44
END
# This begins the 2nd set of parameters
# Part number defaults to the original part specified
MAX_GLB_OUT 4
STRATEGY DELAY
OUTPUT_FORM VIEWLOGIC
TIMING_FILE your_design
END
# The final two examples use default values for unspecified parameters.
MAX_GLB_IN 14
MAX_GLB_OUT 3
END
PART ispLSI1032-80LJ84
IGNORE_FIXED_PIN ON
TIMING_FILE my_design
END
```

⚠️ **NOTE**

If you are using a Lattice Parameter file, the fitter stops at the first successful set of parameters or if an error occurs. It is usually a good idea to place the most restrictive sets of parameters at the beginning of the file.
Fitter Control Options

The following are examples and descriptions of the syntax and values for Fitter Control Options that can be used in a Lattice parameter file, or in a design description source file.

**CARRY_PIN_DIRECTION**

The CARRY_PIN_DIRECTION option maintains user-specified pin directions in any simulation output. Default is OFF.

**Synopsis**

```
CARRY_PIN_DIRECTION=ON | OFF
```

**Description**

- CARRY_PIN_DIRECTION=ON attempts to maintain user-specified pin directions for 3-state outputs into any simulation output netlist. 3-state outputs can be connected to external output pins or bidirectional pins.
- CARRY_PIN_DIRECTION=OFF converts 3-state outputs to external output pins in any simulation output netlist.

**CASE_SENSITIVE**

The CASE_SENSITIVE option enables the fitter to treat identifiers, such as pin names and net names, as case-sensitive or case-insensitive. Default is OFF.

**Synopsis**

```
CASE_SENSITIVE=ON | OFF
```

**Description**

- CASE_SENSITIVE=ON results in consideration of identifiers as case-sensitive.
- CASE_SENSITIVE=OFF results in consideration of identifiers as case-insensitive.
**EFFORT**

The EFFORT option provides a number of different optimization options.

**Synopsis**

EFFORT=1 | 2 | 3

**Description**

EFFORT has a range of 1 to 3. The larger the effort, the larger the run-time and memory requirement. While a higher effort level usually leads to better results, this is not guaranteed. Different effort levels should be tried to find the best result for a specific design. The default value is 2.

**EXTENDED_ROUTE**

The EXTENDED_ROUTE option instructs the router to use a complete routing cycle in an attempt to route a design. The default value is ON.

**Synopsis**

EXTENDED_ROUTE=ON | OFF

**Description**

- EXTENDED_ROUTE=ON instructs the router to continue until the design is fully routed, or until routing fails.
- EXTENDED_ROUTE=OFF instructs the router to stop and allows you to decide if you want the process to continue, or if you want to stop and relax some constraints before trying to route again.
**IGNORE_FIXED_PIN**

The IGNORE_FIXED_PIN option instructs the fitter to either ignore or honor the pin locking attributes in your design.

**Synopsis**

\[
\text{IGNORE_FIXED_PIN=ON | OFF}
\]

**Description**

- **IGNORE_FIXED_PIN=ON** causes the fitter to ignore the pin locking attributes (LOCK) on your design. This allows the fitter to place I/Os anywhere on the device, without restriction.
- **IGNORE_FIXED_PIN=OFF** causes the fitter to honor any LOCK attributes on your design. The default value is OFF.

**MAX_GLB_IN**

The MAX_GLB_IN option specifies the maximum number of GLB inputs the fitter is allowed to use for each GLB. This applies to every GLB in your design.

**Synopsis**

\[
\text{MAX_GLB_IN=2 | . . | 24}
\]

**Description**

MAX_GLB_IN has a range of 2 to 18 for the 1000 and 2000 device families, and 2 to 24 for the 3000 device family. The default value is 16 for 1000 and 2000 device families, and 24 for the 3000 device family.

Specifying MAX_GLB_IN=18 results in the maximum use of device resources in the 1000 and 2000 device families. This usually results in the minimum-level implementation of any wide logic. However, it also causes an increase in placement and routing difficulties for the design. Placement and routing may then take more time or may fail. Specifying MAX_GLB_IN=12 to 14 often produces similar results but requires less time to route.
Specifying MAX_GLB_IN=24 results in the maximum use of device resources in the 3000 device family. This takes advantage of the large number of inputs in the device for a minimum-level implementation of logic. Exercise caution when many wide-input logic exists in a design and a large MAX_GLB_IN value is used. A large MAX_GLB_IN value can easily consume inputs common between GLBs in a twin-GLB (3000 device family), requiring some GLB outputs to remain unused. This can result in an unfittable or unroutable design.

MAX_GLB_IN does not limit inputs to GLBs that accommodate clock logic, hard macros, or protected logic.

NOTE
Use smaller values for MAX_GLB_IN to increase routability. However, this may also increase the levels of delay and decrease resource utilization.

MAX_GLB_OUT

The MAX_GLB_OUT option specifies the maximum number of GLB outputs the fitter is allowed to use for each GLB. This applies to every GLB in your design.

Synopsis
MAX_GLB_OUT=1 | 2 | 3 | 4

Description
MAX_GLB_OUT has a range of 1 to 4, with a default value of 4. Specifying MAX_GLB_OUT=4 results in the maximum use of device resources. However, it also causes the placement and routing program to work harder and take more time, and may result in an unroutable design. Use a value of 2 or 3 to improve routability.
OUTPUT_FORM

The OUTPUT_FORM option specifies the output netlist format to be generated for post-route simulation.

Synopsis

OUTPUT_FORM=EDIF | LDF | ORCAD | PREROUTE_LDF | SIM | VERILOG | VIEWLOGIC

Description

The possible values are EDIF, LDF, ORCAD, PREROUTE_LDF, SIM, VERILOG, and VIEWLOGIC. There is no default value for this option.

- **EDIF** – Generates an EDIF 200 format netlist (design.edo) file.
- **LDF** – Generates a design.ldf file, representing the post-route design if the design routes, and pre-route design if the design fails to route. The Lattice Design Format (LDF) file can be exported to the Lattice pDS software package. The pDS package allows you to manually partition the logic in a device to possibly improve routability. This is useful if a design requires significant manual intervention.
- **ORCAD** – Generates an OrCAD INF format netlist (design.ifo) file which can be used for post-route simulation with OrCAD’s VST simulator.
- **PREROUTE_LDF** – Generates a design.ldf file, representing the pre-route partitioned logic design.
- **SIM** – Generates a design.sim file to use for board-level simulation with Logic Modeling Corporation (LMC) models.
- **VERILOG** – Generates an SDF format netlist (design.sdf) file as well as a Verilog format netlist (design.vlo) file for use with any Verilog compatible or SDF-compatible simulator.
- **VIEWLOGIC** – Generates both a Viewlogic wir file (timing.1) to use with the Viewlogic’s ViewSim and PROsim timing simulators and a design.sim file for board-level simulation. In a Viewlogic design environment, the design.sim file is placed in your current working directory, and the timing.1 file is placed in your wir directory. This option can be used with TIMING_FILE to replace the “timing.1” default with a different file name. See TIMING_FILE for more information.
The OUTPUT_FORM option can specify several output netlist formats by specifying the formats on the same line separated by commas. For example:

\[ \text{OUTPUT\_FORM=\text{LDF}}, \ \text{SIM} \]

However, OUTPUT_FORM cannot have both LDF and PREROUTE\_LDF specified simultaneously, as LDF will override the output from PREROUTE\_LDF.

**PARAM\_FILE**

The PARAM\_FILE option specifies the name of an optional Lattice Parameter File for the fitter to use for compilation specifications.

**Synopsis**

\[ \text{PARAM\_FILE=\text{file\_name}} \]

**Description**

The Lattice Parameter file contains alternate sets of Fitter Control Options and Device Control Options that can be used to run different iterations of your design. You can create this simple text file using an ASCII text editor.

\[ \text{NOTE} \]

Do not use PARAM\_FILE within a Lattice parameter file. This could cause a loop in the program, which is not allowed. PARAM\_FILE can be used in a design description source file.
PART

The PART option specifies the part number of the target device. The default part number is pLSI1032-80LJ84.

Synopsis

PART=part_number

Description

When using the PART option, you must enter the part number exactly as shown in the Part Number column of the tables provided in the pDS+ Fitter Release Notes.

Example

PART=pLSI1032-80LJ84
PART=ispLSI1032-80LJ84

PIN_FILE

The PIN_FILE option directs the fitter to read a pin file with pin assignments. Design pins are then fixed to specific package pins according to the pin assignments in the pin file.

Synopsis

PIN_FILE=file_name

Description

Any pin not specified in the pin file remains unaltered as assigned in the input netlist. To ignore pin lockings in the input netlist before making pin assignments according to the pin file, use IGNORE_FIXED_PIN=ON.

A pin file consists of any number of lines, each line conforming to the following syntax:

<pin_name> <pin_direction> <pin_number>

- pin_name is the external pin name.
- pin_direction is IN, OUT, BIDI, or SYS. Lines with pin_direction identified as SYS are ignored.
- pin_number is the package pin number.
**STRATEGY**

The STRATEGY option allows you to specify one of the following three optimization strategies:

- **AREA** – Maximum resource utilization.
- **DELAY** – Maximum performance.
- **NO_OPTIMIZATION** – Minimal change to your design. Bypasses the synthesis and optimization stage and maps your design directly into the pLSI architecture.

**Synopsis**

\[ \text{STRATEGY=AREA} | \text{DELAY} | \text{NO_OPTIMIZATION} \]

**Description**

The following points are important to remember when you use the STRATEGY option:

- For logic level considerations, DELAY offers the least number of logic levels.
- AREA optimizes for device utilization and consequently may use more logic levels.

Use STRATEGY=AREA during the first attempt in implementing a design. This option provides a good compromise between resource utilization and routability, as well as global optimization of a design. Use STRATEGY=DELAY and other Design Attributes to refine the implementation of a design.

STRATEGY=AREA normally leads to more routable designs, especially if used with moderate values for MAX_GLB_IN and MAX_GLB_OUT attributes. In this case, the fitter may insert feed-through buffers to resolve any user conflicts or to remove any routing congestion. Use SCP/ECP and SAP/EAP attributes or STRATEGY=DELAY to control the behavior of the fitter.

While STRATEGY=AREA usually leads to better resource utilization, and STRATEGY=DELAY usually leads to better levels of delay, these methods are not exact, and are highly design-dependent, and can potentially lead to unexpected results. Try different alternatives to refine the design implementation, such as using different global optimization strategies (AREA and DELAY) or making local refinements by trying different Design Attributes (SCP/ECP, etc.).

Use STRATEGY=NO_OPTIMIZATION when a design is manually optimized and you desire less change to user-specified design structures. This option value normally leads to a larger implementation of a design, and should not be used when possible.
STRATEGY=NO_OPTIMIZATION avoids any synthesis of logic. However, the logic must be properly clustered and mapped into logic resources of IOCs and GLBs. Using STRATEGY=NO_OPTIMIZATION by itself can result in some modification of logic and leads to one of many possible groupings of logic into GLBs, which may not be what the user expected.

**TIMING_FILE**

When you compile your design, you can direct the pDS+ Fitter to generate a Viewlogic timing simulation wir file (timing.1) with the OUTPUT_FORM option.

**Synopsis**

```
OUTPUT_FORM=VIEWLOGIC
TIMING_FILE=file_name
```

**Description**

The TIMING_FILE option allows you to replace the default name “timing.1” with a different file name. You can save several different versions of the wir file using different TIMING_FILE file names, and simulate the wir files at a later time with a Viewlogic simulator.

If you specify the name of your output file to be the same as the name of your design, you will receive an error message from the Design Analysis program when you run the fitter. To avoid receiving an error message, change the TIMING_FILE value to a name other than your project name before you run the fitter.

**Example**

```
OUTPUT_FORM=VIEWLOGIC
TIMING_FILE=my_design
```

The resulting file name in this example is my_design.1.
**USE_GLOBAL_RESET**

The USE_GLOBAL_RESET option makes the global reset pin available for use by the fitter. Default is OFF.

**Synopsis**

USE_GLOBAL_RESET=ON | OFF

**Description**

If USE_GLOBAL_RESET is set to ON, and all registers and latches in the design are driven by a common direct (no-logic) reset line, that line is moved to a global reset pin and is cleared from the generated output netlist. This can eliminate a high-fanout net and improve routability of the design. However, this may require inversion of the reset signal outside the device, depending on the polarity of the reset signal and the global reset pin.
Device Control Options

Device Control Options are a subset of Fitter Control Options that you can use in your design for the final device description to relay availability and allocation of resources in the physical device.

ISP

The in-system programming (ISP) option informs the software that you want to use the ISP pins on an ispLSI device. The default value is OFF.

Synopsis

ISP=ON|OFF

Description

If you are using the ISP capability, set this option to ON. The ISP option requires four input pins. Setting this option to OFF makes the four ISP pins (SCLK, SDI, SDO, and MODE) available for routing as dedicated input pins, and the router can then assign signals to these pins.

This option is ignored if you specify a non-ISP device. You can remove the ISP option to improve resource availability. See the Lattice Data Book for device-specific ISP pin numbers.

NOTE

See ISP_EXCEPT_Y2 on the following page for information concerning the use of ISP pins on the ispLSI 1016 and the ispLSI 2032 devices.
**ISP_EXCEPT_Y2**

The ISP_EXCEPT_Y2 option allows the software to use the Y2 clock input for routing, which increases resource utilization.

**Synopsis**

ISP_EXCEPT_Y2=ON|OFF

**Description**

This option is valid only for the ispLSI 1016 and the ispLSI 2032 devices, and is ignored if you choose any other device. The default value is OFF.

If ISP_EXCEPT_Y2=OFF and ISP=ON, you cannot use the Y2 input as a clock input pin in your design; it is used only for ISP. If the option ISP_EXCEPT_Y2=ON, the fitter may use the Y2 pin as a clock input pin; you will need to externally multiplex the ISP SCLK signal and the Y2 clock input.

**Example**

Figure 3-1 shows a typical Y2 clock multiplexing scheme.

![Typical Y2/SCLK Multiplexer](image)

**NOTE**

For the ispLSI 1016-LJ44 device, when the ISP mode is enabled (ispEN, pin 13, is LOW), pin 33 is defined as SCLK, which is used to shift-in programming information. When the ISP mode is disabled (pin 13 is HIGH), pin 33 can be used as a clock input to your design if ISP_EXCEPT_Y2=ON.
**PULLUP**

The PULLUP option specifies the use of I/O pin pull-up resistors to the fitter. The default value is OFF.

**Synopsis**

PULLUP=ON | OFF

**Description**

PULLUP=ON places active weak pull-ups on all I/O pins. PULLUP=OFF places pull-ups only on the unused I/O pins. The PULLUP parameter has no effect on routing or resource utilization. If PULLUP=OFF, individual pins can be pulled up by using the PULLUP Design Attribute.

**NOTE**
The PULLUP on the ispEN, RESET, and TOE pins are always on.

**SECURITY**

The SECURITY option influences the device security cell programming. However, this option does not guarantee that the security cell is set or cleared, because device programmer options also affect the security cell. The default value is OFF.

**Synopsis**

SECURITY=ON | OFF

**Description**

SECURITY=ON inserts a “1” in the G field of the JEDEC file to inform the device programmer that the device is to be secured. Most device programmers require that another option be set in the programmer software to secure the device if the G field is set to “1.”

With the device security cell programmed ON, you can reprogram the device, but you cannot read its contents. The security cell cannot be cleared except by erasing the entire device.

SECURITY=OFF inserts a “0” in the G field of the JEDEC file, which prevents the programmer from securing the device. However, many programmers have the capability to manually secure the device, even if this value is set to OFF.
**Y1_AS_RESET**

The Y1_AS_RESET option determines how the Y1/RESET pin is used on ispLSI/pLSI 1016 devices and ispLSI/pLSI 2032 devices. The default value is ON.

**Synopsis**

\[ \text{Y1\_AS\_RESET=ON} | \text{OFF} \]

**Description**

The Y1/RESET pin is a global reset input if Y1_AS_RESET=ON. The Y1/RESET pin is the Y1 clock input if Y1_AS_RESET=OFF. This option applies only to ispLSI/pLSI 1016 devices and ispLSI/pLSI 2032 devices and is ignored for all other devices.

You cannot lock a signal to the Y1/RESET input pin. If Y1_AS_RESET=ON, the Global Reset signal is automatically connected to the Y1/RESET pin, and you will get an error if you try to lock a signal to this pin.

**NOTE**

If Y1_AS_RESET is set to OFF in ispLSI/pLSI 1016 or ispLSI/pLSI 2032 devices, no registers can be globally reset. Specify any required reset signal as PT reset.
Chapter 4  *Design Reports*

The pDS+ Fitter software provides a Report File that tells you how your design fit into the Lattice device architecture.

The Design Process Manager generates report summaries which are combined and saved in a file called *design_name.rpt*. The report file provides information about the environment under which a design is being processed, a description of the design which is to be processed, and a description of the processed design.

When a design successfully routes, the following report summaries are presented in the *design_name.rpt* file:

- **Design Parameters** – Describes the running environment.
- **Design Specification** – Summarizes the inputs and attributes in the design as specified by the designer.
- **Pre-Route Design Statistics** – Summarizes resource usage in a completed design.
- **Post-Route Design Implementation** – Summarizes partitioned design statistics at the end of successful routing.

If a design does not successfully route, the following report summaries are presented in the *design_name.rpt* file:

- **Design Parameters** – Describes the running environment.
- **Design Specification** – Summarizes the inputs and attributes in the design as specified by the designer.
- **Pre-Route Design Statistics** – Summarizes resource usage in completed design. Indicates the cause of the unsuccessful routing.
- **Pre-Route Design Implementation** – Summarizes partitioned design statistics before routing.
Example Design

This chapter describes a design whose design_name.rpt file is used as an example throughout, then explains each section of the design_name.rpt file.

Throughout this section, a report file for a 4-bit counter is used as an example. The schematic for the 4-bit counter appears below.
Design Parameters

The Design Parameters Report describes the running environment, such as command-line or parameter file options.

The following is an example of a Design Parameters Report.

Design Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>EFFORT</td>
<td>2</td>
</tr>
<tr>
<td>EXTENDED_ROUTE</td>
<td>ON</td>
</tr>
<tr>
<td>IGNORE_FIXED_PIN</td>
<td>OFF</td>
</tr>
<tr>
<td>MAX_GLB_IN</td>
<td>16</td>
</tr>
<tr>
<td>MAX_GLB_OUT</td>
<td>4</td>
</tr>
<tr>
<td>OUTPUT_FORM</td>
<td>VIEWLOGIC</td>
</tr>
<tr>
<td>PARAM_FILE</td>
<td>cnt4</td>
</tr>
<tr>
<td>STRATEGY</td>
<td>AREA</td>
</tr>
<tr>
<td>TIMING_FILE</td>
<td>CNT4</td>
</tr>
</tbody>
</table>
Design Specification

The Design Specification Report summarizes the inputs into the program. This report contains the following information:

- **Design** – The name of the design.
- **Part** – The part name of the target device for this design.
- **I/O Statistics** – Number of critical pins (Critical Pins), unlocked pins (Free Pins), and locked pins (Locked Pins).
- **Pin Statistics** – A listing of each input, output, and bidi pins by pin name, pin number, and the pin attribute assigned (if any).
- **Symbol Attributes** – A list of attributed symbol instances in the design, grouped by symbol attribute name.
- **Net Attributes** – A list of attributed nets, grouped by net attribute name.
- **Path Descriptions** – The path name, type (Critical, Asynchronous or No-Minimize), starting point, and ending point. For more information about paths see Chapter 2, “Design Attributes.”

The following is an example of a Design Specification Report.

---

Design Specification

Design: cnt4  Part: pLSI1032-80LJ84

Number of Critical Pins: 0
Number of Free Pins: 14
Number of Locked Pins: 1

Input Pins

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAI</td>
<td>pDS+ Fitter</td>
</tr>
<tr>
<td>CLK</td>
<td>User</td>
</tr>
<tr>
<td>CS</td>
<td>Manual</td>
</tr>
<tr>
<td>D0</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td></td>
</tr>
<tr>
<td>D3</td>
<td></td>
</tr>
<tr>
<td>EN</td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td></td>
</tr>
</tbody>
</table>
## Design Specification

### PS
### Output Pins

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAO</td>
<td></td>
</tr>
<tr>
<td>Q0</td>
<td>LOCK 28</td>
</tr>
<tr>
<td>Q1</td>
<td></td>
</tr>
<tr>
<td>Q2</td>
<td></td>
</tr>
<tr>
<td>Q3</td>
<td></td>
</tr>
</tbody>
</table>

### Clock Nets

<table>
<thead>
<tr>
<th>Net Name</th>
<th>Clock Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>CLK0</td>
</tr>
</tbody>
</table>

### Preserved Nets

<table>
<thead>
<tr>
<th>Net Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1N365</td>
</tr>
<tr>
<td>$1N419</td>
</tr>
</tbody>
</table>

### Asynchronous Paths

<table>
<thead>
<tr>
<th>Path Name</th>
<th>Starting Net</th>
<th>Ending Net</th>
</tr>
</thead>
<tbody>
<tr>
<td>PATH2</td>
<td>D1</td>
<td>$1N365</td>
</tr>
</tbody>
</table>

### Critical Paths

<table>
<thead>
<tr>
<th>Path Name</th>
<th>Starting Net</th>
<th>Ending Net</th>
</tr>
</thead>
<tbody>
<tr>
<td>PATH1</td>
<td>D0</td>
<td>$1N312</td>
</tr>
</tbody>
</table>

### No-Minimize Paths

<table>
<thead>
<tr>
<th>Path Name</th>
<th>Starting Net</th>
<th>Ending Net</th>
</tr>
</thead>
<tbody>
<tr>
<td>PATH3</td>
<td>D2</td>
<td>$1N419</td>
</tr>
</tbody>
</table>
Pre-Route Design Statistics

The Pre-Route Design Statistics Report is generated after partitioning of the design is complete. This report contains the following information:

- Total number of GLBs
- Total number of internal nets
- Total number of I/Os and their break down into different I/O types
- Distribution and average number of fanouts per net
- Distribution and average number of inputs per GLB
- Distribution and average number of outputs per GLB
- List of output enable nets and their fanouts

The following is an example of the Pre-Route Design Statistics Report.

Pre-Route Design Statistics
--------------------------

Number of GLBs: 2
Number of I/Os: 14
Number of Nets: 16

Number of Free Inputs: 9
Number of Free Outputs: 4
Number of Free Three-States: 0
Number of Free Bidi's: 0

Number of Locked Input IOCs: 0
Number of Locked DIs: 0
Number of Locked Outputs: 1
Number of Locked Three-States: 0
Number of Locked Bidi's: 0

Number of CRIT Outputs: 0
Number of Global OEs: 0
Number of External Clocks: 1

GLB Utilization (Out of 32): 6%
I/O Utilization (Out of 72): 19%
Net Utilization (Out of 200): 8%

Nets with Fanout of 1: 7
Nets with Fanout of 2: 5
Nets with Fanout of 3: 4
<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Average Fanout per Net:</td>
<td>1.81</td>
</tr>
<tr>
<td>GLBs with 11 Input(s):</td>
<td>1</td>
</tr>
<tr>
<td>GLBs with 13 Input(s):</td>
<td>1</td>
</tr>
<tr>
<td>Average Inputs per GLB:</td>
<td>12.00</td>
</tr>
<tr>
<td>GLBs with 3 Output(s):</td>
<td>1</td>
</tr>
<tr>
<td>GLBs with 4 Output(s):</td>
<td>1</td>
</tr>
<tr>
<td>Average Outputs per GLB:</td>
<td>3.50</td>
</tr>
</tbody>
</table>
Post-Route Design Implementation

The Post-Route Design Implementation Report summarizes resource usage in the design after successfully routing. The report provides information in several sections: GLB equations, pin and clock assignments, and summary statistics.

GLB Equations

The GLB equations portion of the Post-Route Implementation Report contains the following information:

- GLB information for each GLB, including:
  - GLB type and GLB name
  - Number and names of GLB inputs
  - Number and names of GLB outputs
  - Number of used product terms (PTs)

- GLB output information for each GLB, including:
  - Number of inputs relating to each GLB output, their sources and their names
  - Number and names of fanouts on the output of each GLB
  - Number of GLB levels leading to the output of each GLB
  - A Boolean equation for each GLB output, representing the implementation inside the GLB

- Post-Route GLBs
  - GLB input and GLB output locations in the order of specified inputs and outputs
  - Number of GLB levels for a registered GLB output relates to the maximum number of GLB levels of combinatorial logic generating data input, clock input, and reset input of the register.

The GLB equations portion uses the following symbols:

- & indicates ANDing of signals.
- # indicates ORing of PTs.
- ! indicates negation (NOT) at the input of a GLB.
- $ means the XOR gate hardwired in the GLB.
- .D indicates the D input of a flip-flop.
- .C indicates the clock input of a flip-flop.
- .R indicates PT reset of the flip-flop inside a GLB.
- _ Names beginning with an underscore usually indicate an internal name for a net.
( ) Any parenthesized terms in GLB equations represent an implementation through a PT sharing array.

GLB inputs may be represented as a parenthesized triplet of names. The first entry represents the source of the signal, the second entry is the signal name, and the last entry is post-route input location.

GLB outputs may be represented as a parenthesized pair of names. The first entry is the signal name, and the second entry is post-route location.

The following dot extensions are used after GLB, IOC, or DI names to refer to specific input or output connections.

- .On (or On) where n=0..3, represents the specific GLB output as signal source.
- .O represents the IOC/DI as signal source.
- .OE represents the specific GLB enable output as signal source.
- .Im (or Im) where m=0..17, or m=0..23, represents the specific GLB input as signal destination.
- .IR represents connection to the IOC through ORP as signal destination.
- .ID represents connection to the IOC through ORP bypass as signal destination.
- .OEe where e=0 or 1, represents the IOC enable input as signal destination.

**GLB Equations Example**

The following is an example of the GLB equations portion of the Post-Route Report:

<table>
<thead>
<tr>
<th>Post-Route Design Implementation</th>
<th>-------------</th>
</tr>
</thead>
</table>

Number of GLBs: 2  
Number of IOCs: 14  
Number of DIs: 0  
Number of GLB Levels: 2

GLB glb0, A6

13 Input(s)

( glb0.02, Q10, I10 ), ( glb1.01, Q11, I9 ), ( glb1.00, Q12, I8 ),  
( glb0.00, Q13, I16 ), ( CAI.O, _PIN_CAI, I15 ), ( CS.O,  
_PIN_CS, I13 ), ( D0.O, _PIN_D0, I6 ), ( D1.O, _PIN_D1, I4 ), ( D2.O,  
_PIN_D2, I2 ), ( D3.O, _PIN_D3, I11 ), ( EN.O, _PIN_EN, I5 ), ( LD.O,  
_PIN_LD, I0 ), ( PS.O, _PIN_PS, I1 )

4 Output(s)

( Q13, 00 ), ( Q10, 02 ), ( $1N419, 01 ), ( $1N365, 03 )

14 Product Term(s)
Output QI3

10 Input(s)
QI0, QI1, QI2, QI3, _PIN_CAI, _PIN_CS, _PIN_D3, _PIN_EN,
_PIN_LD, _PIN_PS
3 Fanout(s)
  glb0.116, glbl.17, Q3.IR
4 Product Term(s)
1 GLB Level(s)

QI3.D = (_PIN_PS
# _PIN_D3 & _PIN_LD & !_PIN_CS
# QI0 & QI1 & QI2 & _PIN_CAI & _PIN_EN & !_PIN_CS & !_PIN_LD)
$ QI3 & !_PIN_CS & !_PIN_LD & !_PIN_PS
QI3.C = _PIN_CLK

Output QIO

7 Input(s)
QI0, _PIN_CAI, _PIN_CS, _PIN_D0, _PIN_EN, _PIN_LD, _PIN_PS
3 Fanout(s)
  glb0.110, glbl.15, Q0.IR
4 Product Term(s)
1 GLB Level(s)

QIO.D = (_PIN_PS
# _PIN_D0 & _PIN_LD & !_PIN_CS
# _PIN_CAI & _PIN_EN & !_PIN_CS & !_PIN_LD)
$ QI0 & !_PIN_CS & !_PIN_LD & !_PIN_PS
QIO.C = _PIN_CLK

Output $IN419

8 Input(s)
QI0, QI1, _PIN_CAI, _PIN_CS, _PIN_D2, _PIN_EN, _PIN_LD,
_PIN_PS
1 Fanout(s)
  glbl.16
3 Product Term(s)
1 GLB Level(s)

$IN419 = (_PIN_PS
# _PIN_D2 & _PIN_LD & !_PIN_CS
# QI0 & QI1 & _PIN_CAI & _PIN_EN & !_PIN_CS & !_PIN_LD)
Post-Route Design Implementation

Output $1N365$

7 Input(s)
   Q10, _PIN_CAi, _PIN_CS, _PIN_D1, _PIN_EN, _PIN_LD, _PIN_PS
1 Fanout(s)
   glb1.I4
3 Product Term(s)
1 GLB Level(s)

$1N365 = (_PIN_PS
   # _PIN_D1 & _PIN_LD & !_PIN_CS
   # Q10 & _PIN_CAi & _PIN_EN & !_PIN_CS & !_PIN_LD)

GLB glb1, D6

11 Input(s)
   (glb0.02, Q10, I5), (glb0.01, Q11, I17), (glb0.00, QI2, I16),
   (glb0.00, QI3, I7), (glb0.03, $1N365, I4), (glb0.01,
   $1N419, I6), (CAI.0, _PIN_CAi, I0), (CS.O, _PIN_CS, I2), (EN.O,
   _PIN_EN, I10), (LD.O, _PIN_LD, I15), (PS.O, _PIN_PS, I14)
3 Output(s)
   (QI2, O0), (QI1, O1), (_LAF_CAo, O2)
5 Product Term(s)

Output QI2

5 Input(s)
   QI2, $1N419, _PIN_CS, _PIN_LD, _PIN_PS
3 Fanout(s)
   glb0.I8, glb1.I16, Q2.IR
2 Product Term(s)
2 GLB Level(s)

QI2.D = (QI2 & !_PIN_CS & !_PIN_LD & !_PIN_PS)
$ $1N419
QI2.C = _PIN_CLK

Output QI1

5 Input(s)
   QI1, $1N365, _PIN_CS, _PIN_LD, _PIN_PS
3 Fanout(s)
   glb0.I9, glb1.I17, Q1.IR
2 Product Term(s)
2 GLB Level(s)

QI1.D = (QI1 & !_PIN_CS & !_PIN_LD & !_PIN_PS)
$ $1N365
QI1.C = _PIN_CLK
Output _LAF_CAO

6 Input(s)
   QI0, QI1, QI2, QI3, _PIN_CAI, _PIN_EN
1 Fanout(s)
   CAO_IR
1 Product Term(s)
1 GLB Level(s)

_LAF_CAO = QI0 & QI1 & QI2 & QI3 & _PIN_CAI & _PIN_EN
Pin and Clock Information

The Pin and Clock portion of the Post-Route Implementation Report contains the following information:

- I/O (Input/Output/BIDI/Registered/Combinational) type, I/O name and location of each pin. Each I/O is followed by a description of the I/O source or destinations and connections.
- A list of the global clocks and their types.
- .E represents the enable input of a 3-state or bidirectional IOC
- .C represents the clock input of a registered input or bidirectional IOC.
- .G represents the enable input of a latched input or bidirectional IOC.

**NOTE** If you are using an ispLSI or pLSI 1032, the IOCLK0 and IOCLK1 will be used interchangeably in the clock assignment section of the report file.

Pin and Clock Example

The following is an example of the Pin and Clock portion of the Post-Route Implementation Report.

Input CAI, IO31

Output _PIN_CAI
2 Fanout(s)
    glb0.I15, glb1.I0

Output CAO, IO50

Input (glb1.O2, _LAF_CAO)

CAO = _LAF_CAO

Clock Input CLK, Y0

Output _PIN_CLK
2 Fanout(s)
    glb0.CLK0, glb1.CLK0

Input CS, IO61

Output _PIN_CS

pDS+ Fitter User Manual
Design Reports

2 Fanout(s)
   glb0.I13, glb1.I2
Input D0, IO54

Output _PIN_D0
   1 Fanout(s)
   glb0.I6

Input D1, IO20

Output _PIN_D1
   1 Fanout(s)
   glb0.I4

Input D2, IO34

Output _PIN_D2
   1 Fanout(s)
   glb0.I2

Input D3, IO59

Output _PIN_D3
   1 Fanout(s)
   glb0.I11

Input EN, IO21

Output _PIN_EN
   2 Fanout(s)
   glb0.I5, glb1.I10

Input LD, IO0

Output _PIN_LD
   2 Fanout(s)
   glb0.I0, glb1.I15

Input PS, IO1

Output _PIN_PS
   2 Fanout(s)
   glb0.I1, glb1.I14

Output Q0, IO2

Input (glb0.O2, Q10)

Q0 = Q10

4-14 pDS+ Fitter User Manual
Output Q1, IO49

Input (glb1.O1, QI1)

Q1 = QI1

Output Q2, IO48

Input (glb1.00, QI2)

Q2 = QI2

Output Q3, IO4

Input (glb0.00, QI3)

Q3 = QI3

Clock Assignments

<table>
<thead>
<tr>
<th>Net Name</th>
<th>Clock Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>_PIN_CLK</td>
<td>External CLK0</td>
</tr>
</tbody>
</table>
Summary Statistics

The Summary Statistics section of the Post-Route Implementation Report consists of three tables: GLB and GLB Output Statistics, Maximum Level Trace, and Pin Assignments.

GLB and GLB Output Statistics Table

The GLB and GLB Output Statistics table contains the following information:

- Name, Location, and Output Names for each GLB.
- Input, Output, and Product Term statistics for each GLB.
- Inputs, Fanouts, Product Terms, and Levels for each GLB output.

The following is an example of the GLB and GLB Output table from the Post-Route Implementation Report.

<table>
<thead>
<tr>
<th>GLB Name, Location</th>
<th>GLB Output Name</th>
<th>GLB Statistics</th>
<th>GLB Output Statistics</th>
</tr>
</thead>
<tbody>
<tr>
<td>GLB Name, Location</td>
<td>GLB Output Name</td>
<td>Ins, Outs, PTs</td>
<td>Ins, FOs, PTs, Levels</td>
</tr>
<tr>
<td>A6</td>
<td>$1N365</td>
<td>13, 4, 14</td>
<td>7, 1, 3, 1</td>
</tr>
<tr>
<td></td>
<td>$1N419</td>
<td></td>
<td>8, 1, 3, 1</td>
</tr>
<tr>
<td></td>
<td>Q10</td>
<td></td>
<td>7, 3, 4, 1</td>
</tr>
<tr>
<td></td>
<td>Q13</td>
<td></td>
<td>10, 3, 4, 1</td>
</tr>
<tr>
<td>D6</td>
<td>Q11</td>
<td>11, 3, 5</td>
<td>5, 3, 2, 2</td>
</tr>
<tr>
<td></td>
<td>Q12</td>
<td></td>
<td>5, 3, 2, 2</td>
</tr>
<tr>
<td></td>
<td>_LAF_CAO</td>
<td></td>
<td>6, 1, 1, 1</td>
</tr>
</tbody>
</table>
Maximum Level Trace Table

The Maximum Level Trace table contains the following information:

- Number of GLB levels for the related GLB output name, GLB name, and number of inputs in the transitive fan-in of the related GLB output.
- GLB Output Name for each GLB on the specified critical path.

This table provides a trace-back for GLB outputs which have their BLG levels equal to the maximum GLB levels in the design. The trace related to different GLB outputs are separated by blank lines. For each GLB output the paths relating to the maximum level are reported in each section. This information can be used to identify performance bottlenecks in the design. GLB levels may be inaccurate if the design contains combinational loops.

The following is an example of the Maximum Level Trace table from the Post-Route Implementation Report.

Maximum Level Trace

<table>
<thead>
<tr>
<th>GLB Level, Name, Ins</th>
<th>GLB Output Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>2, glb1, 9</td>
<td>QI2</td>
</tr>
<tr>
<td>1, glb0</td>
<td>$1N419</td>
</tr>
<tr>
<td>2, glb1, 8</td>
<td>QI1</td>
</tr>
<tr>
<td>1, glb0</td>
<td>$1N365</td>
</tr>
</tbody>
</table>
**Pin Assignments Table**

The Pin Assignments table contains the following information:

- Name of each pin.
- Pin assignment for each pin.
- Type of pin and any pin Design Attribute assigned (except LOCK Design Attribute).

The following is an example of the Pin Assignments table from the Post-Route Implementation Report.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Assignment</th>
<th>Pin Type, Pin Attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q2</td>
<td>3</td>
<td>Output</td>
</tr>
<tr>
<td>Q1</td>
<td>4</td>
<td>Output</td>
</tr>
<tr>
<td>CAO</td>
<td>5</td>
<td>Output</td>
</tr>
<tr>
<td>D0</td>
<td>9</td>
<td>Input</td>
</tr>
<tr>
<td>D3</td>
<td>14</td>
<td>Input</td>
</tr>
<tr>
<td>CS</td>
<td>16</td>
<td>Input</td>
</tr>
<tr>
<td>CLK</td>
<td>20</td>
<td>Clock Input</td>
</tr>
<tr>
<td>LD</td>
<td>26</td>
<td>Input</td>
</tr>
<tr>
<td>PS</td>
<td>27</td>
<td>Input</td>
</tr>
<tr>
<td>Q0</td>
<td>28</td>
<td>Output</td>
</tr>
<tr>
<td>Q3</td>
<td>30</td>
<td>Output</td>
</tr>
<tr>
<td>D1</td>
<td>49</td>
<td>Input</td>
</tr>
<tr>
<td>EN</td>
<td>50</td>
<td>Input</td>
</tr>
<tr>
<td>CAI</td>
<td>60</td>
<td>Input</td>
</tr>
<tr>
<td>D2</td>
<td>70</td>
<td>Input</td>
</tr>
</tbody>
</table>
Pre-Route Design Implementation

The Pre-Route Design Implementation Report is only generated if routing fails. It contains partitioned design statistics at the time of the routing failure and indicates the cause of the routing failure.

The Pre-Route Design Implementation Report is similar to the Post-Route Design Implementation Report, except the GLB, IOC, and the Input/Output location information is not included. The following is a portion of a Pre-Route Design Implementation Report.

Design Parameters
-------------------

EXTENDED_ROUTE: ON
IGNORE_FIXED_PIN: OFF
MAX_GLB_IN: 16
MAX_GLB_OUT: 4
OUTPUT_FORM: VIEWLOGIC, LDF
PARAM_FILE: None
STRATEGY: AREA
TIMING_FILE: TIMING

Design Specification
---------------------

Design: btc_50
Part: pLSI1032-80LJ84

Number of CRIT Pins: 3
Number of Free Pins: 36
Number of Locked Pins: 2

Input Pins
----------

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Number</th>
<th>Pin Attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>CD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
EN
INCLK0
INCLK1
LD
OE0
OE1

Output Pins

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Number</th>
<th>Pin Attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q0_0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q0_1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q2_9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q7_0</td>
<td>26</td>
<td>CRIT, LOCK</td>
</tr>
<tr>
<td>Q7_1</td>
<td>27</td>
<td>CRIT, LOCK</td>
</tr>
<tr>
<td>Q7_2</td>
<td></td>
<td>CRIT</td>
</tr>
<tr>
<td>Q7_3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q7_4</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Hardmacro Instances

<table>
<thead>
<tr>
<th>Instance Name</th>
<th>Hardmacro Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1I2</td>
<td>cdd18</td>
</tr>
<tr>
<td>$1I452</td>
<td>cdd24</td>
</tr>
</tbody>
</table>
## Protected Gates

<table>
<thead>
<tr>
<th>Instance Name</th>
<th>Gate Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1I561</td>
<td>OR2</td>
</tr>
</tbody>
</table>

## Preserved Nets

<table>
<thead>
<tr>
<th>Net Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1N475</td>
</tr>
</tbody>
</table>

## Pre-Route Design Statistics

<table>
<thead>
<tr>
<th>Statistic</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of GLBs:</td>
<td>7</td>
</tr>
<tr>
<td>Number of Nets:</td>
<td>26</td>
</tr>
<tr>
<td>Number of Inputs:</td>
<td>11</td>
</tr>
<tr>
<td>Number of Outputs:</td>
<td>3</td>
</tr>
<tr>
<td>Number of Three-States:</td>
<td>23</td>
</tr>
<tr>
<td>Number of Bidi's:</td>
<td>0</td>
</tr>
<tr>
<td>Number of Locked Input IOC's:</td>
<td>0</td>
</tr>
<tr>
<td>Number of Locked DIs:</td>
<td>0</td>
</tr>
<tr>
<td>Number of Locked Outputs:</td>
<td>0</td>
</tr>
<tr>
<td>Number of Locked Three-States:</td>
<td>2</td>
</tr>
<tr>
<td>Number of Locked Bidi's:</td>
<td>0</td>
</tr>
<tr>
<td>Number of CRIT Outputs:</td>
<td>3</td>
</tr>
<tr>
<td>Number of Global OEs:</td>
<td>0</td>
</tr>
<tr>
<td>Number of External Clocks:</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Utilization</th>
<th>%</th>
</tr>
</thead>
<tbody>
<tr>
<td>GLB Utilization (Out of 32):</td>
<td>21%</td>
</tr>
<tr>
<td>I/O Utilization (Out of 72):</td>
<td>51%</td>
</tr>
<tr>
<td>Net Utilization (Out of 200):</td>
<td>13%</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Fanout</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
</tr>
</tbody>
</table>
Design Reports

Average Fanout per Net: 3.27

GLBs with 3 Input(s): 1
GLBs with 4 Input(s): 1
GLBs with 8 Input(s): 1
GLBs with 9 Input(s): 1
GLBs with 10 Input(s): 1
GLBs with 12 Input(s): 1
GLBs with 13 Input(s): 1

Average Inputs per GLB: 8.43

GLBs with 1 Output(s): 2
GLBs with 2 Output(s): 1
GLBs with 3 Output(s): 3
GLBs with 4 Output(s): 1

Average Outputs per GLB: 2.43

Output Enable Nets

<table>
<thead>
<tr>
<th>Net Name</th>
<th>Net Fanout</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1N34</td>
<td>23</td>
</tr>
</tbody>
</table>

Placement and routing completed unsuccessfully due to 1 unconnected nets

IOC Q7_2 cannot be placed
IOC Q7_2 has unconnected OE

Pre-Route Design Implementation
----------------------------------

Number of GLBs: 9
Number of IOC's: 37
Number of DIs: 0
Number of GLB Levels: 2

GLB glb0_part1

  8 Input(s)
  $1N482, $1N518, _LAF_Q3, _LAF_Q4, _LAF_Q5, _PIN_CD, _PIN_EN, _PIN_LD
1 Output(s)
  _LAF_Q4

5 Product Term(s)

Output _LAF_Q4

8 Input(s)
  (glb3.o2, $1N482), (glb0_part3.o2, $1N518), (glb0_part2.o1, _LAF_Q3), (glb0_part1.o0, _LAF_Q4), (glb1.o0, _LAF_Q5), (CD.O, _PIN_CD), (EN.O, _PIN_EN), (LD.O, _PIN_LD)

5 Fanout(s)
  glb1.i3, glb0_part1.i3, glb0_part2.i2, glb0_part3.i2, Q4.IR

5 Product Term(s)
1 GLB Level(s)

_LAF_Q4.C = _BUF_1116

GLB glb0_part2

8 Input(s)
  $1N518, _LAF_Q3, _LAF_Q4, _LAF_Q5, $1N565, _PIN_CD, _PIN_EN, _PIN_LD

1 Output(s)
  _LAF_Q3

6 Product Term(s)

Output _LAF_Q3

8 Input(s)
  (glb0_part3.o2, $1N518), (glb0_part2.o1, _LAF_Q3), (glb0_part1.o0, _LAF_Q4), (glb1.o0, _LAF_Q5), (glb5.o0, $1N565), (CD.O, _PIN_CD), (EN.O, _PIN_EN), (LD.O, _PIN_LD)

5 Fanout(s)
  glb1.i2, glb0_part1.i2, glb0_part2.i1, glb0_part3.i1, Q3.IR

6 Product Term(s)
2 GLB Level(s)
Design Reports

During the design process (design entry through routing), you may experience problems implementing your design the way you want in the Lattice ispLSI and pLSI devices. This appendix is designed to help you complete a design which meets your objectives by identifying common design errors and problems, design rules, and design tips.

**Design Problems**

If your design failed the compilation process, you can use the Report (.rpt) and Log (.log) files to determine the cause and take corrective action. In general, a compilation failure is caused by the following conditions:

- There is a syntax or system error.
- The design is too large for the chosen device.
- The design is too complex for the chosen device with specified constraints and objectives to route successfully.
- Timing simulation results do not meet your design objectives or expectations.
- The implementation of your design does not meet your design objectives or expectations.
- During the compilation process, you receive an internal error message.

The diagram on the following page shows how to correct these design problems.
Design Implementation
Run Fitter

System, Syntax, or Specification Error?
Yes
Correct the Error

No
Design too Large?
Yes
Try another strategy value, relax constraints, use larger device, or reduce logic

No
Design Failed to Route?
Yes
Try another strategy value, relax constraints, use larger device, reduce logic, or try other fitter control options

No
Design Simulation Unsatisfactory?
Yes
Check simulation commands and input

No
Design Implementation Unsatisfactory?
Yes
Try another strategy value or use other design attributes

No
Internal Error?
Yes
Call the Lattice Hotline

No
Design Implementation Satisfactory
System, Syntax, and Specification Errors

The most common problems occur during installation of the software (system errors), or during design entry (syntax or specification errors).

System Errors

System errors are usually caused by corrupted files, incorrect file protections, incorrectly set environment variables, or use of unsupported or unauthorized part names. The PDSPLUS environment variable must point to the directory where the pDS+ Fitter is installed. The path variable should be set to point to the pDS+ Fitter executables directory.

Reserved File Names

A number of files are generated and maintained by the Design Process Manager (DPM). These files cannot be used by users as data files in the directory in which DPM is being run. If this happens, any such file may be removed, overwritten or a system error occurs. Examples of such file names are design_name.par, and design_name.ppn. It is best to avoid using these names as your file names, or to separate the DPM run directory from your data files directory.

Syntax Errors

Syntax errors are usually caused by incorrect spelling or unsupported options. Syntactic problems should be corrected before your design can be properly processed by the pDS+ Fitter. Use the information provided by the Log report to identify these errors and make corrections as required.

Valid Characters

Design documentation information can be added to your design as comments without affecting the fitter. When adding comments to your design source file, you can use all of the following standard alphanumeric characters and symbols except the semicolon and new-line characters:

- a-z
- A-Z
- 0-9
- @ # $ % ^ & * ~ - + = < > / \ ( ) { } " " ' : , . ? !
- space, tab

pDS+ Fitter User Manual A-3
Identifier names in your design must begin with an alphabetic character, and are restricted to the following characters:

- a-z
- A-Z
- 0-9
- @ # $ % & * _ - + / \ ‘ ’ <> []!

White space characters, space, and horizontal tabs can be used as separators.

**Valid Identifiers and Text**

Identifiers are case insensitive, unless the CASE_SENSITIVE option is set to ON. You can use either uppercase or lowercase characters in any combination, except where specifically noted. However, all identifiers are modified to uppercase characters in output files, such as the .log and .rpt files, if the CASE_SENSITIVE option is set to OFF.

The following list gives the maximum number of characters you can use:

- Component names – 31
- Component pin names – 31
- Net names – 255
- External pin names – 31
- Path names – 31
- Design documentation comments – 255
Specification Errors and Problems

Specification errors and problems occur when names are misspelled or keywords or reserved prefixes are used.

Attribute and Option Names and Values

Design Attributes and Fitter Control Options names and values must be entered in the correct format shown in Chapters 2 and 3. Improper spelling and misuse of the names and values are flagged by the fitter as errors or warnings. Use the log (.log) and report (.rpt) files from the fitter to verify what you input versus what the program processed.

Keywords

Keywords are reserved identifiers that cannot be used to name designs, pins, nodes, constants, sets, macros, or signals. Keywords are case insensitive. The following is a list of the keywords:

<table>
<thead>
<tr>
<th>ALLOC</th>
<th>PART</th>
<th>RST</th>
</tr>
</thead>
<tbody>
<tr>
<td>AUTHOR</td>
<td>PROJECT</td>
<td>TEST_OE</td>
</tr>
<tr>
<td>DESCRIPTION</td>
<td>PROJECTNAME</td>
<td>XRESET</td>
</tr>
<tr>
<td>DESIGN</td>
<td>RESET</td>
<td>XTEST_OE</td>
</tr>
</tbody>
</table>

Any keyword used in a design is converted to an internal name in the implemented design, and may not be accessible in its original form to the user. Try not to use keywords as user-specified names in a design.

When a keyword is used as an identifier in a design, the pDS+ Fitter prepends the keyword with the character sequence "_KWD_" before processing the design.
Reserved Prefixes

The Lattice pDS+ Fitter maintains user-specified names where possible. However, the logic synthesis process sometimes deletes some nets and introduces new nets and net names. These new net names relate to logic elements in the synthesized circuit.

To minimize the chance of new net names conflicting with user-specified net names, the fitter prepends the new net names with special character sequences called “reserved prefixes.” These reserved prefixes cannot be used at the beginning of any user-specified names in a design. The following is a list of the reserved prefixes:

- _AND_
- _BUF_
- _DEF_
- _GND_
- _HM_
- _INV_
- _KWD_
- _LAF_
- _NC_
- _OR_
- _PLA_
- _PIN_
- _RES_
- _GND_
- _NC_
- _VCC_

If reserved prefixes are used at the beginning of a user-specified name or identifier, they are prepended by the “_RES_” character sequence before the design is processed.

Duplicate Names

Lattice recommends that you use unique names throughout your design, instead of repeating names. If a name is repeated in different contexts, the pDS+ Fitter may remove or modify the name before generating the correct output. For example, a particular name may not be used as an external pin name as well as an internal net name (or instance name in schematic-entry systems). Reviewing the log and report files is the best method of identifying and then correcting this situation.
Optimizing Your Design

In general, optimizing a design for speed (delay) usually implies using more logic resources. Similarly, optimizing a design for resource utilization area usually implies lower speed. These objectives are often contradictory; there is a trade-off between area optimization and delay optimization.

The time required to compile very large or dense designs can be significant. In some cases you may need to maximize the fitter’s efficiency to minimize the time required to complete your design.

The next two sections provide guidelines for design optimization.

Resizing your Design

If the report files indicate that your design is too large for the intended device, you have the following four options:

- Choose a larger device.
- Reduce your design size (remove some logic).
- Optimize your design for device resource utilization.
- Relax design constraints.

The next section, “Optimizing for Resource Utilization,” explains how to choose Fitter Control Options and Design Attributes to achieve higher logic density.

Optimizing for Resource Utilization

The primary Fitter Control Options and Design Attributes that affect logic density, and hence chip area utilization, are the following:

- CRIT
- EFFORT
- LOCK
- LXOR2
- MAX_GLB_IN
- MAX_GLB_OUT
- PRESERVE
- PROTECT
- SCP/ECP, SAP/EAP, and SNP/ENP
- STRATEGY
If your primary consideration is placing the largest amount of logic into a particular device, do the following:

1. Remove all CRIT attributes to allow the fitter to use the Output Routing Pool.
2. Try different levels of EFFORT.
3. Remove all pin specifications (LOCK) to allow the fitter to choose pin locations.
4. Remove all LXOR2 attributes to allow the fitter to decide on XOR usage when appropriate.
5. Increase MAX,GLB,IN to allow the fitter to use GLB resources more extensively.
6. Increase MAX,GLB,OUT to allow the fitter to use GLB resources more extensively.
7. Remove all PRESERVE attributes to allow the fitter to optimize your design better.
8. Remove all PROTECT attributes to allow the fitter to optimize your design better.
9. Remove all path restrictions (SCP/ECP, SAP/EAP, or SNP/ENP) to allow the fitter to use any possible mapping scheme.
10. Use STRATEGY=AREA.

Although the above guidelines provide a good starting point for achieving a denser implementation of your design in an ispLSI or pLSI part, the methods employed by the pDS+ Fitter do not always produce optimum results, and unexpected results may occur at times. When you encounter unexpected results, you should try different Design Attributes and Fitter Control Options.

Caution should always be used when trying extreme values for Fitter Control Options, or extensive use of one or more Design Attributes. This may lead to a denser implementation of your design, but may result in an unsuccessful routing.
Improving Routability

Device routing, device resource utilization, and fitter efficiency are controlled by Design Attributes and Fitter Control Options. Choosing optimal values for routability is a trial and error process due to the complex nature of the compilation process and its dependency on the characteristics of the design. The following sections focus on how to choose Design Attributes and Fitter Control Options to achieve the best overall results.

Optimizing for Routability

If you determine that your design is not too large for the intended device, yet your design does not pass through the fitter because of routing or resource limitations, then your design is probably overconstrained and you need to relax some attributes or parameters to achieve a routable design.

Table A-1 lists Design Attributes and Fitter Control Options in order of their effectiveness in improving routability and resource utilization; the most difficult ones for the fitter are listed first. You can use this table as a guideline to determine which attributes have the most impact on the compile process. However, these are only guidelines. A thorough knowledge of the device architecture and of your design is your best tool for determining the best combination of Design Attributes and Fitter Control Options.

Table A-1. Design Attributes and Fitter Control Options

<table>
<thead>
<tr>
<th>Design Attribute or Fitter Control Option</th>
<th>How to Improve Routability and Device Resource Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>PART</td>
<td>This parameter determines device type and the resources available to your design. Choose a larger device if your design is unroutable due to lack of resources.</td>
</tr>
<tr>
<td>STRATEGY</td>
<td>The pDS+ Fitter has three unique fitting methods that it can use to fit your design. Each method is optimized for a specific type of implementation objective. You can determine which method works best for your design through the use of the STRATEGY attribute. STRATEGY=AREA tends to produce more routable designs.</td>
</tr>
<tr>
<td>EFFORT</td>
<td>Try different EFFORT levels for best routability.</td>
</tr>
<tr>
<td>LOCK</td>
<td>LOCK assigns I/O pins to signal names. However, LOCK restricts optimal utilization of device resources. Remove LOCK attributes wherever possible for better routability.</td>
</tr>
<tr>
<td>Design Attribute or Fitter Control Option</td>
<td>How to Improve Routability and Device Resource Utilization</td>
</tr>
<tr>
<td>-----------------------------------------</td>
<td>----------------------------------------------------------</td>
</tr>
<tr>
<td>CRIT</td>
<td>The CRIT attribute restricts output routing. Some combinations of CRIT and LOCK, or CRIT and CLK, can result in an infeasible design. Remove unnecessary CRIT properties to improve routing.</td>
</tr>
<tr>
<td>SCP/ECP</td>
<td>Critical Path attributes restrict routing and can decrease resource utilization. Remove unnecessary SCP/ECP attributes to improve routing and resource utilization.</td>
</tr>
<tr>
<td>SAP/EAP</td>
<td>Asynchronous Path attributes prevent the router from duplicating GLB outputs, thus decreasing routability. Remove unnecessary SAP/EAP attributes to improve routing.</td>
</tr>
<tr>
<td>SNP/ENP</td>
<td>No-Minimize Path attributes restrict optimization of your design. Remove unnecessary SNP/ENP attributes to increase resource utilization.</td>
</tr>
<tr>
<td>PRESERVE</td>
<td>The PRESERVE attribute restricts optimization of your design. Remove unnecessary PRESERVE attributes to increase resource utilization.</td>
</tr>
<tr>
<td>PROTECT</td>
<td>The PROTECT attribute restricts optimization of your design. Remove unnecessary PROTECT attributes to increase resource utilization.</td>
</tr>
<tr>
<td>GROUP</td>
<td>The GROUP attribute restricts optimization of your design. Remove unnecessary GROUP attributes to increase resource utilization.</td>
</tr>
<tr>
<td>CLK</td>
<td>Remove unnecessary CLK properties to improve resource utilization.</td>
</tr>
<tr>
<td>MAX_GLB_IN MAX_GLB_OUT</td>
<td>Limiting the usable GLB inputs and/or outputs increases routability at the expense of resource utilization. A value of 12 to 16 for MAX_GLB_IN, and a value of 3 or 4 for MAX_GLB_OUT usually lead to better routability.</td>
</tr>
<tr>
<td>ISP</td>
<td>The ISP option requires four I/O pins. Use ISP=OFF to improve resource utilization and routability.</td>
</tr>
</tbody>
</table>
Table A-1. Design Attributes and Fitter Control Options (Continued)

<table>
<thead>
<tr>
<th>Design Attribute or Fitter Control Option</th>
<th>How to Improve Routability and Device Resource Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISP_EXCEPT_Y2</td>
<td>This option allows the Y2 pin to be used as a clock input and can increase clock resource utilization (applies only to the ispLSI 1016 and ispLSI 2032).</td>
</tr>
<tr>
<td>Y1_AS_RESET</td>
<td>This option uses the Y1 pin as a reset input and decreases the available clock resources (applies only to the ispLSI and pLSI 1016 and 2032).</td>
</tr>
<tr>
<td>OPTIMIZE</td>
<td>Use OPTIMIZE=OFF (default) to select hard macros, which are optimized by Lattice for speed or resource utilization. Hard macros require less time to compile. Use OPTIMIZE=ON to select soft macros, which may provide better routing for some designs.</td>
</tr>
<tr>
<td>REGTYPE</td>
<td>REGTYPE restricts the placement of registers by specifying where to place a particular register, either inside a GLB or inside an IOC.</td>
</tr>
<tr>
<td>USE_GLOBAL_RESET</td>
<td>USE_GLOBAL_RESET=ON can improve routability of your design if all your registers and IOC latches are driven by a direct (no-logic) reset signal.</td>
</tr>
<tr>
<td>PULLUP</td>
<td>The PULLUP option has no effect on routing or utilization.</td>
</tr>
<tr>
<td>SECURITY</td>
<td>The SECURITY option has no effect on routing or utilization.</td>
</tr>
<tr>
<td>SLOWSLEW</td>
<td>The SLOWSLEW option has no effect on routing or utilization.</td>
</tr>
</tbody>
</table>
Design Rules and Tips

Design Simulation

Lattice recommends that you simulate your design before and after implementation by the Lattice pDS+ Fitter. The following are some points to remember when simulating your design:

- Signals representing power and ground lines (VCC and GND nets) should be properly asserted if the simulator does not understand these signals as special nets before simulation can begin.

- !XRESET should be toggled to low to globally reset all registers. If you are using an ispLSI/pLSI 1016 or 2032 with Y1_AS_RESET set to OFF, no global reset is available, and registers can only be reset if the Product Term reset is defined for them.

- XTEST_OE should be set to high if an ispLSI or pLSI 3256 is used.

- If you use any keyword as a user-specified signal name, or if you use a reserved prefix as part of a user-specified signal name, the name is changed by the pDS+ Fitter and is not available to the simulator in its original form.

- Pin names are retained in a timing simulation netlist. However, internal names may not be accessible to a timing simulation netlist. A PRESERVEEd net name is available in a timing simulation netlist if it is not inactive, and if it is not an internal name similar to an external pin name. However, the fitter may duplicate the PRESERVEEd net, thereby modifying its name. Use SAP/EAP to prevent duplication of a particular net.
Improving a Working Design

This section provides guidelines for making changes to a design that has already been compiled successfully. Even minor changes can produce a very different layout after recompiling. Therefore, you need to understand the implications of your changes, especially if your original design was difficult to compile.

The following guidelines are recommended:

- Make a copy of your working design before experimenting with changes. If you recompile a working design without making changes, it will have the same physical layout as before.
- Do not try to keep all pin assignments. Locking the assigned pin numbers before recompiling severely restricts the fitter and may cause your design to be unroutable. Assigning only a few pins provides a guideline for the fitter and, depending on the amount of changes you made, results in a very similar layout.
- Use the PRESERVE attribute with caution. Removing PRESERVE restrictions can free some device resources, but can also produce a very different layout.
- Apply the CRIT attribute carefully. Because only two of the four outputs of a GLB in the pLSI 1000 and pLSI 3000 device families can have CRIT attributes (to specify the ORP bypass), you could cause the GLB logic to be specially grouped. If device resources are very limited, this could cause your design to become unroutable.
- Use moderation in making any changes to the Fitter Control Options (MAX_GLB_IN, MAX_GLB_OUT, and so on.) These changes have a global effect and are likely to cause a very different layout of your design.
- To modify the SECURITY, PULLUP, or SLOWSLEW attributes, you must re-compile your design. If you have made no other changes, your design will work exactly as before; the only differences will be in the JEDEC device programming file.

Improving a working design requires using the Design Attributes and Fitter Control Options to specify your design needs. By default, the fitter implements a globally optimized design.

The report file represents implementation of logic, and the log file may include some warnings that can normally be ignored. Designers who want to fine-tune their design can use the report and log files to identify logic which must be implemented in certain ways to meet their specific needs. These requirements need to be identified and specified for the fitter before a desirable implementation can be achieved.
Optimizing for Speed

The primary fitter properties that affect speed (input to output propagation delays) are the following:

- CRIT
- EFFORT
- SCP/ECP
- STRATEGY

If your primary consideration is achieving the fastest possible design, do the following:

1. Specify **CRIT** to use the ORP bypass on the outputs that need to take out fast signals.
2. Try different levels of **EFFORT**.
3. Specify **SCP/ECP** to mark all appropriate paths as critical.
4. Specify **STRATEGY=DELAY** to reduce the number of logic levels globally.

Other Design Attributes can also be used to achieve faster speed. Larger values of MAX(GLB_IN) normally results in a wider logic and less GLB levels. No-minimize paths (SNP/ENP), along with the PRESERVE attribute, can also be used to closely duplicate implementation of a piece of logic in a certain way to meet specific design requirements. Asynchronous paths (SAP/EAP) can be used to correct timing problems caused by signal skew.

Design Run-Time and Memory Requirements

The pDS+ Fitter typically requires a reasonable amount of run-time and memory. This requirement is highly design dependent. To improve run-time and memory requirements of your design use a lower **EFFORT** level.
Design Rules

The following sections describe design rules that you should observe in your design to make it conform better to the Lattice device architecture. The Lattice pDS+ Fitter conforms to these rules by modifying the user netlist or relaxing the constraints automatically. Warnings may be issued if the fitter changes your design significantly to conform to these design rules.

If the resulting netlist does not meet your requirements, use Design Attributes and Fitter Control Options to direct the fitter toward your implementation objectives. Sometimes the netlist cannot be mapped or routed if it is too complex or overconstrained. A thorough knowledge of the design rules and device architecture is needed to concisely direct the fitter.

I/O Pin Designations

- Minimize the use of locked pins on initial design implementations. This provides the partitioner and router maximum freedom in partitioning and routing the design.
- Only lock non-registered inputs to the dedicated input pins to improve usage of IOC registers.
- Do not lock two signals to the same pin.
- Do not lock data I/O pins to clock signals.
- Do not lock outputs using the same output enable (OE) signal to different megablocks. This forces duplication on the OE signal and uses OE resources.
- Do not lock two or more external inputs to the same GLB if they are from IOCs that are a multiple-of-16 apart. This forces the addition of a logic level. For example, pin 26 (I/O0) and pin 45 (I/O16) cannot supply signals to the same GLB in a pLSI 1032-LJ84 device.
- Do not lock two or more external outputs supplied by the same GLB to IOCs that are a multiple-of-4 apart. For example, pin 26 (IO0) and pin 34 (IO8) cannot receive signals from the same GLB in a pLSI 1032-LJ84 device.
- Do not lock signals to the ISP pins if you are using the ISP option. Some dedicated inputs become unavailable for routing if the ISP option is enabled.
- For an ispLSI 1016 and ispLSI 2032 device, selecting the ISP option causes some pins and dedicated inputs, including Y2, to become unavailable for use by the fitter.
- I/O pins that lead to logic that was eliminated during logic optimization are removed from the design.
Global Reset Signal

- The external reset input automatically connects to every register in the device; do not connect internal nets to the \texttt{RESET} pin.

Output Enable Signals

- Do not use more than one OE signal per megablock for pLSI 1000 and 2000 parts. Do not use more than one OE signal per two megablocks for a pLSI 3000 part.
- The OE signal must reside in the same megablock as the IOCs to which it is connected.

Generic Logic Blocks and Megablocks

- Connect a maximum of two dedicated inputs to a single Generic Logic Block (GLB).
- Do not lock dedicated inputs in two different megablocks if they are inputs to the same GLB.
- Do not use a locked dedicated input and a locked output from different megablocks for the same GLB.
- Do not use a locked dedicated input to generate an OE in one megablock to enable IOCs in a different megablock.
- An IOC and its OE must be in the same megablock.
- A GLB can have no more than 18 inputs, two of them dedicated input pins, in the pLSI 1000 or pLSI 2000 device families. (The pLSI 3000 device family does not have dedicated input pins.)
- A GLB can have no more than four outputs; two of them can use the ORP bypass in the pLSI 1000 or pLSI 3000 device families.
- A dedicated input cannot drive more than eight GLBs.

Nets

- Each net in your design must have only one source.
- Do not connect internal nets to the VCC and GND pins.
- Do not use VDD or VSS as power lines. These nets are not recognized as constants by the fitter.
- Internal 3-state nets and buffers are not supported.
Clock Usage

- Lock clock signals only to a clock pin if they do not drive other logic.
- Do not lock clock signals to I/O pins.
- Do not lock a signal to the Y3 or Y4 pin if the signal is used as a data line.
- Do not lock a signal to the Y0 or Y1 (or Y2 for the pLSI 3000 device family) pin if the signal clocks IOCs. (Y1 can connect to an IOC clocks in a pLSI 1016 part.)
- Do not use a signal from an IOC as a fast clock, unless it first passes through the dedicated clock GLB.
- Only one GLB per design can generate internal fast clock signals in 1000 devices.
- A design can have a maximum of two GLB and two IOC clocks from the clock GLB where available.
- The clock GLB can only use locked dedicated inputs that belong to the same megablock as the clock GLB.
- A design can have a maximum of five global clocks in the pLSI 1000 and pLSI 3000 device families, and three global clocks in the pLSI 2000 device family. This limitation includes three GLB clocks and two I/O clocks where available.
- A design can have a maximum of five external global clocks (Y0 to Y4) in the pLSI 3000 device family, a maximum of four external global clocks in the pLSI 1000 device family (except pLSI/ispLSI 1016), and a maximum of three external global clocks in the pLSI 2000 device family (and pLSI/ispLSI 1016).
- All pLSI 1000 devices except the pLSI/ispLSI 1016 have only one external global clock, Y2, that supplies both GLBs and IOCs. In the pLSI 1016 and ispLSI 1016, both Y1 and Y2 can supply both GLBs and IOCs, provided that Y1 and Y2 are not set to perform other functions.
- If you specify Y1 as a clock signal, you get an error if Y1_AS_RESET is ON. (Y1_AS_RESET applies only to the pLSI or ispLSI 1016 and 2032.)
- Pin Y1 can drive IOCs only on the pLSI 1016; other devices must use Y2 or Y3 to clock IOCs where IOC registers are available.
- Do not use internally-generated clock signals as data lines.
### Glossary

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>386 Enhanced Mode</strong></td>
<td>A mode Microsoft Windows runs to access the extended-memory capabilities of the 80386 processor. Windows uses memory more effectively.</td>
</tr>
<tr>
<td><strong>Application Window</strong></td>
<td>The window containing the work area and menu bar for an application. The application window has its name at the top of the window.</td>
</tr>
<tr>
<td><strong>Array</strong></td>
<td>The area occupied by the rows of modules and the routing interconnects.</td>
</tr>
<tr>
<td><strong>Asynchronous</strong></td>
<td>Data that is not synchronous with a clock signal. The next I/O may start operation before the current one is finished. The output responds immediately to a change in the input signal.</td>
</tr>
<tr>
<td><strong>Attribute</strong></td>
<td>Design constraint data specified during logic entry.</td>
</tr>
<tr>
<td><strong>Back Annotation</strong></td>
<td>The process of translating data generated by the pDS+ system to the CAE design environment. Post route timing delay information is back annotated to the CAE simulator.</td>
</tr>
<tr>
<td><strong>Boolean</strong></td>
<td>The “mathematics of logic” developed by George Boole in the nineteenth century, based upon the rules and operations of logical functions rather than numbers. AND, NOT, and OR are the primary operations of Boolean logic.</td>
</tr>
<tr>
<td><strong>Browse</strong></td>
<td>A button on some screens that opens a dialog box that list files or directories from which you choose.</td>
</tr>
<tr>
<td><strong>Cascade In (CI)</strong></td>
<td>Input to a counter that is used to connect the output from a previous stage.</td>
</tr>
<tr>
<td><strong>Glossary</strong></td>
<td></td>
</tr>
<tr>
<td>--------------</td>
<td></td>
</tr>
<tr>
<td><strong>Cascade Out (CO)</strong></td>
<td>Output from a counter that is used to connect the input to a subsequent stage.</td>
</tr>
<tr>
<td><strong>Cell</strong></td>
<td>An elementary unit of storage for data. Enter logic into an Edit Cell window.</td>
</tr>
<tr>
<td><strong>Clock Distribution Network</strong></td>
<td>Interconnection location of the clock signals.</td>
</tr>
<tr>
<td><strong>Clock GLB</strong></td>
<td>A GLB that can be used to generate global gated clocks to drive GLB or IOC registers.</td>
</tr>
<tr>
<td><strong>Configure</strong></td>
<td>Process for determining placement and routing for a design.</td>
</tr>
<tr>
<td><strong>Control Parameter</strong></td>
<td>A parameter that can change the normal operation of the software when specified differently from its default value. This results in a different implementation of the design.</td>
</tr>
<tr>
<td><strong>Command</strong></td>
<td>A word or series of words used to carry out a directive. A command is either typed at a prompt or selected from a menu.</td>
</tr>
<tr>
<td><strong>Conventions</strong></td>
<td>Rules that govern design entry for names and notations.</td>
</tr>
<tr>
<td><strong>Critical Net</strong></td>
<td>A network whose signal propagation delay is part of the critical path in the design.</td>
</tr>
<tr>
<td><strong>Dedicated Clock Input Signals</strong></td>
<td>Signals from the dedicated clock input pins that go through the clock distribution network to the global clocks.</td>
</tr>
<tr>
<td><strong>Dedicated Input (DI)</strong></td>
<td>Inputs that bypass the Global Routing Pool (GRP) and go directly to the GLBs. These signals are megablock-specific.</td>
</tr>
<tr>
<td><strong>E²CMOS®</strong></td>
<td>Electronically Erasable CMOS logic.</td>
</tr>
<tr>
<td><strong>EDIF</strong></td>
<td>Electronic Design Interchange Format.</td>
</tr>
<tr>
<td><strong>Fanout</strong></td>
<td>The number of destination inputs driven by a source signal.</td>
</tr>
<tr>
<td><strong>Fitter</strong></td>
<td>The Lattice pDS+ Fitter uses architecture-specific methods to synthesize a logic description into a pLSI or ispLSI device. The Fitter determines if the logic can fit into the assigned GLBs and IOCs. It maps logic to the cells and provides input to the fuse map process. The Fitter updates the netlist used by the place and route process.</td>
</tr>
<tr>
<td>Term</td>
<td>Definition</td>
</tr>
<tr>
<td>-------------------------------------------</td>
<td>----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td><strong>Fusemap Generation</strong></td>
<td>Fusemap generation (process) creates the programming file that is used to program a device, and is the last step in the design process.</td>
</tr>
<tr>
<td><strong>Fusemap</strong></td>
<td>A design file that contains a list of E²PROM fuse addresses used by the programming hardware to program the device.</td>
</tr>
<tr>
<td><strong>Generic Logic Block (GLB)</strong></td>
<td>The basic logic element in the pLSI and ispLSI architecture.</td>
</tr>
<tr>
<td><strong>GLB-Generated Clocks</strong></td>
<td>Clock signals generated from a Clock GLB that go through the Clock Distribution Network to the global clocks.</td>
</tr>
<tr>
<td><strong>GLB Clocks</strong></td>
<td>Clock signals used to drive GLB registers.</td>
</tr>
<tr>
<td><strong>Global Clocks</strong></td>
<td>The clocks used to drive either GLB or IOC registers globally.</td>
</tr>
<tr>
<td><strong>Global OE</strong></td>
<td>Output enable signal from the GOE pin that can be used to enable any or all IOCs in the device.</td>
</tr>
<tr>
<td><strong>Global Reset</strong></td>
<td>A signal that resets all the registers in the device.</td>
</tr>
<tr>
<td><strong>Global Routing Pool (GRP)</strong></td>
<td>Interconnection location of the internal logic. The GRP provides complete interconnectivity with fixed and predictable delays.</td>
</tr>
<tr>
<td><strong>Hard Macro (HM)</strong></td>
<td>A GLB-level macro that is predefined and cannot be edited.</td>
</tr>
<tr>
<td><strong>Input/Output Cell (IOC)</strong></td>
<td>Each I/O Cell is directly connected to an I/O pin and can be programmed for combinatorial input, registered input, latched input, direct output, 3-state output, or bi-directional I/O.</td>
</tr>
<tr>
<td><strong>Input/Output Clocks</strong> (IOC Clocks)</td>
<td>Two clock signals, IOCLK0 and IOCLK1, that are used for clocking all of the IOC registers in the device.</td>
</tr>
<tr>
<td><strong>ispLSI</strong></td>
<td>An acronym for in-system programmable Large Scale Integration. Allows programming of a device on a PC board, and requires no external programmer.</td>
</tr>
<tr>
<td><strong>JEDEC File</strong></td>
<td>File in the format prescribed by the Joint Electronic Device Engineering Council.</td>
</tr>
<tr>
<td><strong>Lattice Advanced Format (LAF)</strong></td>
<td>A design file in ASCII format used for an intermediate design representation.</td>
</tr>
<tr>
<td><strong>Lattice Design File (LDF)</strong></td>
<td>A design file in ASCII format used to enter a design into pDS.</td>
</tr>
<tr>
<td>-----------------------------</td>
<td>---------------------------------------------------------------</td>
</tr>
<tr>
<td><strong>Lattice Internal Format (LIF)</strong></td>
<td>The binary file format for a design used by pDS and pDS+.</td>
</tr>
<tr>
<td><strong>Macros</strong></td>
<td>Predefined, reusable logic blocks that reduce the amount of time necessary to enter the equivalent Boolean equation.</td>
</tr>
<tr>
<td><strong>Megablock (MB)</strong></td>
<td>A megablock consists of a group of eight Generic Logic Blocks (GLBs), Output Routing Pools (ORPs), and I/O Cells (IOCs) coupled together. The various members of the pLSI ispLSI families are created by combining several megablocks on a single device.</td>
</tr>
<tr>
<td><strong>Megacell (MC)</strong></td>
<td>One of two halves of a megablock in a pLSI ispLSI part.</td>
</tr>
<tr>
<td><strong>Naming</strong></td>
<td>Conventions that define the signal (net) names, syntax entries, and pin numbers.</td>
</tr>
<tr>
<td><strong>Net</strong></td>
<td>A logic signal path between logic elements containing the source, signal, and destination.</td>
</tr>
<tr>
<td><strong>Netlist</strong></td>
<td>A tabular format report that contains the net name, source and destination, GLB locations, and fanout data.</td>
</tr>
<tr>
<td><strong>Notation</strong></td>
<td>Conventions that define the style and format for syntax entries.</td>
</tr>
<tr>
<td><strong>Output Enable (OE)</strong></td>
<td>Logic signal that enables the output of an IOC.</td>
</tr>
<tr>
<td><strong>Output Routing Pool (ORP)</strong></td>
<td>The Output Routing Pool connects the Generic Logic Blocks (GLBs) output to the I/O Cells (IOCs).</td>
</tr>
<tr>
<td><strong>Partitioning</strong></td>
<td>Dividing a design into functional blocks. These blocks can be a few components or multiple circuits with numerous components. The design is organized to meet the capabilities of the targeted device.</td>
</tr>
<tr>
<td><strong>pDS</strong></td>
<td>The pLSI and ispLSI Development System software package that is used to implement designs in pLSI and ispLSI devices through Boolean equation entry and manual partitioning.</td>
</tr>
<tr>
<td><strong>pDS+</strong></td>
<td>The pLSI and ispLSI Development System Plus software package that is used to implement designs in pLSI and ispLSI devices through automatic partitioning.</td>
</tr>
</tbody>
</table>
pLSI  An acronym for programmable Large Scale Integration. Allows programming of a device to meet specific design criteria using an external programmer.

Product Term (PT)  A term generated by one of the twenty AND gates within a GLB. The inputs to the GLB are ANDed to produce the product term which can be used as a logic element, a product term clock (PT clock), a product term reset (PT reset), or a product term output enable (PTOE).

Pull-ups  Allow the holding of floating inputs at a known state. They are useful in debugging a design and reducing noise interference.


Router  An automated tool that uses the device files and design files to place design components, GLBs and IOCs, and then route the interconnections. The Router reads design constraint data specified during logic entry from the design netlist.

Soft Macro  Predefined blocks of logic consisting of macros and primitives which can be edited. Mapping, placement and routing is not predetermined for soft macros.
Index

A
Asynchronous paths 2-14
Attributes
applying 2-3
CLK 2-5
CRIT 2-29
GROUP 2-7
LOCK 2-30
LXOR2 2-23
OPTIMIZE 2-24
precedence 2-4
PRESEVERE 2-8
PROTECT 2-26
PULLUP 2-32
REGTYPE 2-27
SAP/EAP 2-14
SCP/ECP 2-17
SLOWSLEW 2-32
SNP/ENP 2-20

C
CARRY_PIN_DIRECTION 3-3, 3-9
Case Sensitivity
dpm command options 3-3
in parameter files 3-7
CASE SENSITIVE 3-6, 3-9
Characters
maximum number A-4
valid A-3
CLK 2-5
CLK0 2-5
CLK1 2-5
CLK2 2-5
FASTCLK 2-5
IOCLK0 2-5
IOCLK1 2-5
SLOWCLK 2-6
Clock
design rules A-17
GLB 2-28
IOC 2-28
Commands
dpm 3-3
CRIT 2-29, A-13
and resource utilization A-8
and speed optimization A-14
Critical paths 2-17

D
Design
improving and revising A-13
reports 4-1
resizing A-7
Design place and route 1-5
Design Process Manager 3-3
and reports 4-1
dpm command 3-3
Design Rules A-1
clocks A-17
GLBs and Megablocks A-16
global reset A-16
I/O pins A-15
keywords A-5
nets A-16
Output Enable A-16
valid characters A-3
valid identifiers A-4
Device Control Options 3-19
ISP 3-19
ISP_EXCEPT_Y2 3-20
PULLUP 3-21
SECURITY 3-21
Y1_AS_RESET 3-22
dpm Command 3-3
dpm Command Options
CARRY_PIN_DIRECTIONS (-c) 3-3
CASE SENSITIVE (-C) 3-6
EFFORT (-e) 3-3
EXTENDED_ROUTE (-q) 3-5
IGNORE_FIXED_PIN (-l) 3-4
Input File (-i) 3-3
Input Netlist Format (-if) 3-4
MAX_GB_IN (-m) 3-4
MAX_GB_OUT (-n) 3-4
OUTPUT FORM (-oif) 3-4
PARAM_FILE (-r) 3-5
PART (-p) 3-4
PIN_FILE (-y) 3-6
Index

STRATEGY (-s) 3-5
TIMING_FILE (-t) 3-5
USE_GLOBAL_RESET (-z) 3-6

E
EFFORT 3-3, 3-10
Errors
reserved file names A-3
specification A-5
syntax errors A-3
system errors A-3
Example
4-bit counter 4-2
EXTENDED_ROUTE 3-5, 3-10

F
Files
JEDEC 1-6
report 1-6
reserved file names A-3
Fitter Control Options
CARRY_PIN_DIRECTION 3-3, 3-9
CASE_SENSITIVE 3-6, 3-9
EFFORT 3-3, 3-10
EXTENDED_ROUTE 3-5, 3-10
IGNORE_FIXED_PIN 3-4, 3-11
ISP 3-19
ISP_EXCEPT_Y2 3-20
MAX_GLB_IN 3-4, 3-11
MAX_GLB_OUT 3-4, 3-12
OUTPUT_FORM 3-4, 3-13
PARAM_FILE 3-5, 3-14
PART 3-4, 3-15
PIN_FILE 3-6, 3-15
PULLUP 3-21
SECURITY 3-21
STRATEGY 3-5, 3-16
TIMING_FILE 3-5, 3-17
USE_GLOBAL_RESET 3-6, 3-18
Y1_AS_RESET 3-22
Fuse map, generation 1-6

G
Generic Logic Blocks (GLBs)
design rules A-16
GLB clocks 2-28
Global reset 3-22
GROUP 2-7

H
Hard macros 2-24

I
I/O Pins, design rules A-15
Identifiers, valid A-4
IGNORE_FIXED_PIN 3-4, 3-11
IOC clocks 2-28
ISP 3-19
option A-15
pins A-15
ISP_EXCEPT_Y2 3-20

J
JEDEC file 1-6

K
Keywords, design rules A-5

L
Lattice Parameter File
eexample 3-8
LOCK 2-30, A-13
and resource utilization A-8
LXOR2 2-23
and resource utilization A-8

M
Macros
hard/soft selection 2-24
OPTIMIZE 2-24
MAX_GLB_IN 3-4, 3-11
and resource utilization A-8
Maximum number of characters A-4
Megablock
design rules A-16

N
Names, duplicate A-6
Net Attributes 2-5
CLK 2-5
GROUP 2-7
PRESERVE 2-8
Nets, design rules A-16
No-Minimize paths 2-20

O
Optimization
for resource utilization A-7
for speed A-14
partitioner 2-9
OPTIMIZE 2-24
Output Enable, design rules A-16
OUTPUT_FORM 3-4, 3-13
INDEX

P
PARAM_FILE 3-5, 3-14
PART 3-4, 3-15
Part numbers 3-15
Path Attributes 2-12
SAP/EAP 2-14
SCP/ECP 2-17
SNP/ENP 2-20
Pin Attributes 2-29
CRIT 2-29
LOCK 2-30
PULLUP 2-32
SLOWSWLEW 2-32
PIN_FILE 3-6, 3-15
Pins
I/O 1-10
I/O designations A-15
Y1/RESET 3-22
Place and route, design 1-5
Prefixes, reserved A-6
PREVERSE 2-8, A-13
and resource utilization A-8
PROTECT 2-26
and resource utilization A-8
PULLUP 2-32, 3-21, A-13

R
REGTYPE 2-27
Reports 4-1
4-bit counter example 4-2
files 1-6
Reset Signal
design rules A-16
global 3-22
Resistors, pull-up 3-21
Resource utilization optimization A-7
Rules for designing A-1

S
SAP/EAP 2-14
and resource utilization A-8
SCP/ECP 2-17
and resource utilization A-8
and speed optimization A-14
SECURITY 3-21, A-13
SLOWSWLEW 2-32
SNP/ENP 2-20
and resource utilization A-8
Soft macros 2-24
Specification Errors
attribute and options names A-5
duplicate names A-6
keywords A-5
reserved prefixes A-6
Speed optimization A-14
STRATEGY 3-5, 3-16
and resource utilization A-8
and speed optimization A-14
Symbol Attributes 2-22
LXOR2 2-23
OPTIMIZE 2-24
PROTECT 2-26
Syntax Errors
valid characters A-3
valid identifiers A-4
System Errors A-3

T
TIMING_FILE 3-5, 3-17

U
USE_GLOBAL_RESET 3-6, 3-18

X
XOR 1-5

Y
Y1/RESET 3-22
Y1_AS_RESET 3-22
Y2/SCLK 3-20

pDS+ Fitter User Manual

Index-3