Disk Control Products
Specification Booklet
<table>
<thead>
<tr>
<th>Am9580 Hard Disk Controller (HDC)</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Am9581 Floppy/Hard Disk Data Separator</td>
<td>39</td>
</tr>
</tbody>
</table>

© 1984 Advanced Micro Devices, Inc.  
Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.  
901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088  
(408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306  
Printed in U.S.A.
Am9580
Hard Disk Controller (HDC)
ADVANCED INFORMATION

DISTINCTIVE CHARACTERISTICS

- Linked list command and data structure
- Controls up to 4 drives, any combination of hard or floppy disk drives
- ST506/412 and user defined disk interface options supported
- Two on-chip sector buffers are programmable for sector sizes of 128, 256, and 512 bytes
- Error checking algorithms supported include
  - CRC/CCITT
  - Single burst Reed-Solomon
  - Double burst Reed-Solomon
  - External ECC (Error Correcting Code)
- On-chip DMA capability supports 32-bit addressing in 8/16-bit systems

GENERAL DESCRIPTION

The Am9580 Hard Disk Controller (HDC) is a single chip solution to the problems encountered in designing Data Formatters and Disk System Controllers. Together with its companion part, the Am9581 Disk Data Separator (DDS), the Am9580 provides all the functions which until now have been found only on sophisticated board-level products.

The Am9580 has been designed with the necessary flexibility to cope with the differing requirements of today's broad marketplace while still retaining the advanced technology and innovative features that tomorrow's market will demand.

The Am9580 supports both Rigid and Flexible Disk Drives and their accompanying Data Formats. The Am9580 can control up to four drives, allowing any mix of Rigid and Flexible drives. As the characteristics of each drive are independently user-programmable, the system designer is provided with the flexibility needed to control any disk drive.

A sophisticated on-chip DMA Controller fetches the commands, writes status information, fetches data to be written on disk and writes data read from disk. The DMA operation is programmable to adjust the bus occupancy, data bus width (8-bit or 16-bit), and wait state insertion. Two sector buffers allow zero sector interleaving to access data on physically contiguous sectors, improving both file access time and system throughput. The buffers are programmable for sector sizes of 128, 256, and 512 bytes.

The Am9580 insures data integrity by selecting one error detecting code (CRC-CCITT), or one of two error correcting codes (single and double burst Reed-Solomon). Additionally, the HDC provides handshake signals to control external ECC circuitry to implement any ECC algorithm.

The Am9580 provides signals which are necessary to control external Encode/Decode and Address Mark circuitry such as found on the Am9581. By partitioning the Disk Control System in this way, future developments in the field of Data Encoding can still take advantage of the HDC's advanced Data Formatting and Control capabilities.

The flexible, user programmable disk interface can be configured to control ST506 or standard Floppy Disk interfaces with only a few buffers required and can easily be adapted to other interface standards.

The Am9580 provides a comprehensive, high level command set for multi-sector disk I/O, marginal data recovery, diagnostics and error recovery. Commands may be linked together to be executed sequentially by the Am9580 without any host intervention. This linked list command structure also simplifies command insertion, deletion, or rearrangement.

Figure 1. Disk Controller System
HDC Logic Symbol

HDC Connection Diagram
(not yet available)
FUNCTIONAL OVERVIEW

HARDWARE ARCHITECTURE

The HDC supports two interfaces as shown in the block diagram in Figure 2; the system interface communicates with the host CPU and system memory, and the disk interface controls the data separator and the disk drives.

System Interface

The HDC is designed for easy interfacing to most 8-bit or 16-bit, multiplexed or demultiplexed, synchronous or asynchronous microprocessor buses. A strap pin programs the system interface for either byte (8-bit) or word (16-bit) mode. In Slave Mode, the host CPU can access the internal registers of the HDC. In Master Mode, the on-chip DMA controller controls the system bus.

DMA Controller

The on-chip DMA controller provides the HDC with the ability to execute complex disk I/O operations without intervention by the host CPU. The DMA controller scans the command chain stored in system memory, updates the Status Result Area when errors occur, and transfers the data between the internal sector buffers and system memory. Data may optionally be stored in noncontiguous memory to support linked-list data storage in word processing systems.

The DMA controller generates 32-bit linear addresses to access system memory of up to 4 GBytes directly. For multiple bus master systems, the DMA transfers can be throttled to dedicate only a certain share of the system bus bandwidth to the HDC. The Mode Register specifies the DMA burst length and dwell time. DMA bursts can be preempted by removing Bus Acknowledge (BACK). The HDC can insert a programmable number of software Wait States into DMA bus cycles. Additionally, hardware Wait States can be added via the READY input. The HDC updates the upper address word (A16 to A31) when a carry out of the lower 16 bits indicates it is necessary.

User Registers

The Mode Register defines the operation of the DMA controller. The Status/Command Register controls the basic operation of the HDC itself. The Next Block Pointer (NBP) Register links to the first Input/Output Parameter Block (IOPB) of the command chain. The Status Result Pointer Register and the Status Result Length Register define the Status Result Area.

Main Sequencer

The main sequencer translates the high-level system commands into the control signals for the various independent functional sections of the HDC. The power of this 16-bit processor is used to ease the complex data manipulation burden of the system CPU.

Drive Parameter RAMs

The Drive Parameter RAMs store the specification parameters for individual drives that adapt the HDC to any combination of disk recording schemes. The contents can be altered at any time with a single IOPB. Once loaded these parameters allow disk commands to be independent of the drive format. For example, the write command is the same whether it is for a single-density floppy disk drive or a Winchester hard disk drive.

Error Checking

The HDC features two powerful Reed-Solomon error-correcting codes, as well as the industry-standard error-detection code, CRC-CCITT. It also supports user-definable, external error-correction schemes. These, along with the programmable retry and correction attempt policy, allow maximum control of data integrity.

Sector Buffers

The HDC transfers data to or from disk without adding time constraints on the system bus bandwidth. The two internal sector buffers can be filled or emptied at any speed without interfering with the data transfer between the sector buffers and the disk. The two internal sector buffers can be toggled for zero sector interleave disk data operations. While one sector buffer is filled with data from disk, the other buffer is emptied by the DMA controller. Physically contiguous sectors on a track can thus be read or written on the fly.

Disk Control Interface

The lines of the Disk Control Interface conform to the ST506 disk drive interface standard. Other drive interface standards can be supported with some external circuitry. The ST506 interface selects one of the four disk drives and one of up to 16 heads. Any combination of floppy disk and hard disk drives can be connected. The Drive Parameter Blocks specify the seek dwell, seek pulse width, and head settle timing.

The HDC can perform implied and overlapped seeks. When the implied seek option is selected, the HDC automatically causes the appropriate seeks when issuing a read or write command. If this option is disabled, then the HDC should be issued separate seek commands before executing read or write commands.

When the overlapped seek option is selected, drives can seek in parallel, thus minimizing the seek overhead in multiple disk drive systems. After the HDC has issued a seek command to one drive and while this drive performs the seek, the HDC scans subsequent IOPBs for commands requiring seeks on other drives. If the HDC finds such commands, it issues seek commands to these drives to make them seek in parallel. On receiving a "Seek Complete" from the first drive, the HDC resumes execution of the command chain.

Disk Data Interface

The Disk Data Interface controls the Address Mark handshake with the data separator, controls the optional external ECC logic, and handles the serial data input and output. Operating asynchronously to the other blocks of the device, the Disk Data Interface is driven by the Read/Reference Clock (RD/REF CLK) generated by the data separator. The Disk Data Interface converts the data stored in the sector...
The IOPB chain in Figure 3 copies the data of a floppy disk to a hard disk, verifies the data, and, when the verification is successful, formats the floppy disk. First it reads the data from the floppy disk into a temporary buffer in system memory. The data-mapping option lets the system use any free memory space. The subsequent write command uses the same data map to transfer data to the hard disk. The verify command ensures that data was written correctly by performing a byte-by-byte comparison of the data on the hard disk with the data in the temporary buffer. Optionally, the system can be informed that the disk copy has been completed and that the memory space allocated for the temporary buffer of the disk data is free to be reused.

The seek-lookahead mechanism of the HDC will move forward through the IOPB chain to see where it can overlap head seeks. In this example, the HDC will move the head on the hard disk into position for the write command while the read command is still executing. When the HDC starts executing the write command, it will look ahead in the chain and start executing the restore command on the floppy drive to move the head back to track zero. If possible, the HDC will do additional head positioning for commands further down the IOPB chain.
buffer into a serial bit stream for the disk or it de-serializes the incoming bit stream to be loaded into one of the sector buffers. Non-data information, such as the header, pads, gaps, preambles, and postambles, is conditioned according to the parameters stored in the Drive Parameter RAMs to meet the defined recording standard.

SOFTWARE ARCHITECTURE

IOPB Command Structure

The HDC features a high-level data and command structure. The basic unit of a command structure is the Input/Output Parameter Block (IOPB). The host CPU creates IOPBs in system memory to pass control and status information to the HDC. The HDC fetches these IOPBs using its on-chip DMA controller. Each IOPB specifies one disk command and contains all parameters needed to execute it. To start execution of an IOPB, the host CPU loads the address of the first IOPB into the Next Block Pointer Register and issues the command “Start Chain” by programming the Status/Command Register. After the IOPB is executed, the HDC reports the status information and waits for further instructions. The host CPU can examine the Status/Command Register for information about the command termination. The CPU can also get status from the Status Result Block in memory if an error occurs.

Optionally, IOPBs may be connected in a linked-list format which the HDC can interpret sequentially. With this structure, a complex list of disk commands can be set up and executed by the HDC without CPU intervention. The CPU is then totally free from any processing for disk control. For example, the host CPU can set up a list of commands to copy an entire floppy disk to a hard disk, verify that the data was copied correctly, and, if so, reformat the floppy disk—all without host CPU intervention.

An IOPB command chain is basically a queue of jobs waiting for execution by the HDC. This offers a pre-defined and efficient structure for the operating system to handle disk I/O. The ID field of the IOPB allows the operating system to link a particular disk command to the user process that made the disk request. The jobs can thus be placed in the HDC job queue and then forgotten by the operating system unless an error occurs. All the information required to retrace an error is provided by the HDC Status Result Block.

Since the HDC manages the disk job queue, it can look ahead in the queue to overlap some time-consuming operations. Head movement (seeking) can require a major portion of the disk access time. Since the HDC controls up to four drives, it can perform an IOPB operation on one drive while it is executing seeks for future IOPBs on the other drives. This can eliminate the seek-time overhead when those subsequent IOPBs are finally executed.

Data Mapping

Sector data to be transferred to or from the disk may be stored in noncontiguous system memory using the data mapping option. Definable portions of a disk file can be written to or read from separate areas of memory on a byte-by-byte basis. Word processing systems can employ this feature to save text arranged in a linked-list directly on disk and eliminate the time-consuming task of converting the linked-list into a linear list. The Data Map defines the linked-list data structure. The Data Map option is processed by the HDC while the disk is in operation, so that data maps can be handled without affecting data transfer rate.

Status Result Blocks

When the HDC finds that an IOPB has caused an error, it writes a Status Result Block (SRB). Errors can be caused by invalid command codes, disk read and write errors, and seek or memory time-outs. Since the SRB contains the ID number for the IOPB which caused the error, the operating system can determine which disk I/O job caused the error and report this to the user. Depending upon the type of error and what policy has been selected, the HDC may continue with the IOPB chain automatically or wait for the host processor to tell it whether to start over or continue. The SRBs contain all the specific information required to find the exact location of the error and to make recovery as complete as possible.

Registers

When the IOPB command chain has been set up, the Next Block Pointer Register of the HDC should be set to point to the first IOPB in the chain. Writing a Start Chain command to the Status/Command Register causes the HDC to copy the first IOPB into its internal memory. It starts executing the IOPB after updating the Next Block Pointer to the next command in the IOPB chain. The Status/Command Register also reports HDC error and status codes (such as memory time-outs, IOPB option results, and other information related to the internal operation of the HDC).

The Status Result Pointer points to an area of memory reserved for Status Result Blocks (SRBs). The length of this memory block is defined by the Status Result Length Register, which specifies the number of SRBs. (Each SRB is 10 bytes.) The error-handling scheme of the operating system can manipulate this as needed to coordinate disk use.

The Mode Register controls the HDC’s share of the system bus bandwidth to adapt the HDC to the system performance requirements.

REGISTER DESCRIPTION

Four registers control the operation of the HDC. These registers can be accessed directly by the host CPU. The addresses are shown in Figure 4.

MODE REGISTER

Bit assignments of this 16-bit read/write register are shown in Figure 6. This register may be read or written at any time. A hardware or software reset initializes all bits in this register to zero. DMA Burst Length and DMA Dwell Time control the share of the system bus bandwidth allocated to the HDC. DMA Burst Length defines the maximum length of a DMA burst in bytes and DMA Dwell Time specifies the minimum time between DMA bursts that the HDC must stay off the system bus.

Wait Select (WS) defines the number of software Wait States that are inserted into bus transactions. The HDC inserts this number of Wait States and then waits until the READY line is activated (hardware Wait States). If no acknowledge is received within $2^{16}$ clock periods, a time-out error is generated.
Figure 4. Register Addresses

<table>
<thead>
<tr>
<th>CS</th>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>Register Accessed</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Status/Command Register</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>Mode Register</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>Next Block Pointer (low word)</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>Next Block Pointer (high word)</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>Status Result Pointer (low word)</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>Status Result Pointer (high word)</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>Status Result Length</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>Reserved</td>
</tr>
<tr>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>No Register Accessed</td>
</tr>
</tbody>
</table>

Figure 5. Data Bus Assignment for Byte/Word Transfers

<table>
<thead>
<tr>
<th>MODE</th>
<th>B/W</th>
<th>BHE</th>
<th>A0</th>
<th>AD (15:8)</th>
<th>AD (7:0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word Access</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>HIGH</td>
<td>LOW</td>
</tr>
<tr>
<td></td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>-</td>
<td>LOW</td>
</tr>
<tr>
<td></td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>HIGH</td>
<td>-</td>
</tr>
<tr>
<td>Byte Access</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>-</td>
<td>LOW</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>-</td>
<td>HIGH</td>
</tr>
</tbody>
</table>

Figure 6. Mode Register

<table>
<thead>
<tr>
<th>D15</th>
<th>D14</th>
<th>D13</th>
<th>D12</th>
<th>D11</th>
<th>D10</th>
<th>D9</th>
<th>D8</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dwell</td>
<td>Burst</td>
<td>L</td>
<td>IM</td>
<td>WS</td>
<td>SM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

DMA Dwell Time (16*n)
- 0000 - 0 Clock Cycles
- 0001 - 16 Clock Cycles
- 0010 - 32 Clock Cycles
- 1111 - 240 Clock Cycles

DMA Burst Length (2^n)
- 0000 - 1 Bytes/Burst
- 0001 - 2 Bytes/Burst
- 0010 - 4 Bytes/Burst
- 1001...1111 - 512 Bytes/Burst

Lockout
- 1 - HDC Cannot Become Bus Master or Update Registers
- 0 - Normal Operation

Figure 7. Status/Command Register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|
| CF  | CFT | CMD |

Controller Fault
- 1 - CFT Valid
- 0 - CFT Not Valid

Controller Fault Type
- 0000 - Normal Command Completion
- 0001 - Null
- 0010 - Status Result Area Overflow
- 0011 - Wait Stop
- 0100 - Forced Idle
- 0101 - Stop on Error
- 0110 - Illegal IOPB
- 0111 - Stop on Status Result Block
- 1000 - Data Transfer Time Out
- 1010 - IOPB Time Out
- 1011 - Data Map Time Out
- 1100 - Status Result Block Time Out
- 1101 - Write Protected
- 1110 - Reserved
- 1111 - Reset Complete

Command/Status
- 00 - Idle
- 01 - Reset
- 10 - Resume Chain
- 11 - Start Chain

05308A-5
The two seek bits control the seek mode. When the Implied Seek option is enabled, the HDC automatically positions the head to the desired track when executing disk commands. This means that explicit seek commands need not precede disk read and write commands. Overlapped seeks are seeks on multiple drives in parallel. In Restricted Mode, seek operations are controlled by external logic. Therefore STEP, DIRIN, and RTZ should not be connected. In Buffered Mode, seek operations and drive selection are handled externally. Therefore, all disk control lines should not be connected. In Buffered Mode the HDC controls only the data transfer (RDDAT, WRDAT, RD/REF CLK and WG), the data separator handshake and ECC operation (AMC, AMF, INDEX, FAM/ECC(1:0), and FAMD/ECCERR).

When the Lock-out bit is set, the HDC does not read or modify internal registers. It also keeps the DMA off the system bus. However, dependent on the time this bit is being set, it may execute further DMA bursts to finish the current sector transfer.

The Interrupt Mask enables and disables the interrupts output.

**STATUS/COMMAND REGISTER**

The host CPU can access the Status/Command Register any time (Figure 7). The execution of some commands modify the content of this register. A hardware or software reset initializes all bits of the Status/Command Register to zero.

**Command**

When the command field is written by the host CPU, it causes the HDC to enter the programmed state. By reading this field, the host CPU can determine the state of the HDC.

- **Idle**
  - The HDC is not performing any action. If CF (Controller Fault) is asserted, then CFT (Controller Fault Type) gives the result of the last known action performed. Any command might be written to this command field while the HDC is idle.

- **Reset**
  - The software reset is immediately executed. On completion of reset, the HDC goes to the idle state. Any access of a register while in the reset state holds READY inactive until the reset is completed, causing the CPU to wait. A software reset is equivalent to a hardware reset.

- **Resume Chain**
  - The HDC resumes execution of the IOPB chain where it was interrupted due to a Status Result Area overflow. When receiving the Idle command, the HDC completes the current IOPB and then enters the Idle state.

- **Start**
  - The IOPB chain pointed to by the Next Block Pointer is executed. When receiving the Idle command, the HDC completes the current IOPB and then enters the Idle state.

**Controller Fault**

When this bit is set, the Controller Fault Type field is valid. The CF-bit is set by the HDC when entering the Idle state and reset when leaving the Idle state.

**Controller Fault Type**

The Controller Fault Type indicates the status of the HDC upon entering the Idle state. Whenever the Controller Fault Type is updated, the HDC issues an interrupt.

- **Normal Complete** — Execution of the IOPB chain terminated without fault.
- **Null NBP** — A Resume or Start Chain command was given with NBP zero.
- **SRA Overflow** — The HDC filled the Status Result Area (SRA).
- **Wait Stop** — An IOPB was completed with the option Wait Stop set.
- **Forced Idle** — An Idle command was given while executing the Resume or Start Chain command.
- **Stop on Error** — Non-recoverable disk error in conjunction with the SE-bit set caused the HDC to terminate chain execution.
- **Illegal IOPB** — The HDC attempted to execute an undefined IOPB.
- **SRB Error** — A Status Result Block (SRB) was written when executing an IOPB with the Stop on SRB (SSRB) option set.
- **Data Time Out** — Memory Time Out when transferring data.
- **IOPB Time Out** — Memory Time Out when reading an IOPB.
- **DM Time Out** — Memory Time Out when reading the Data Map.
- **SRB Time Out** — Memory Time Out when writing a Status Result Block.
- **Write Protected** — WRPROT line was asserted when executing a Disk Write command.
- **Reset** — Hardware or software reset has been executed.

**NEXT BLOCK POINTER**

The Next Block Pointer Register is a 32-bit register pointing to the IOPB currently being executed. The HDC updates it on IOPB completion.

**STATUS RESULT POINTER**

The 32-bit Status Result Pointer Register points to the system memory location where the next Status Result Block can be written. This pointer is updated after adding a new Status Result Block to the Status Result Area.

**STATUS RESULT LENGTH**

The 16-bit Status Result Length Register defines the size of the Status Result Area in terms of the number of Status Result Blocks. Therefore, the maximum size of the Status Result Area is 65536 Status Result Blocks.
The Next Block Pointer, the Status Result Pointer, and the Status Result Length should only be updated while the HDC is in the Idle state.

COMMAND DESCRIPTION
All operations of the HDC result from commands. Commands are set up in system memory in IOPBs (I/O Parameter Blocks) (Figures 8 and 9). The HDC starts interpreting the command list after receiving the “Resume Chain” or “Start Chain” command from the host CPU (see Status/Command Register description). Errors and warnings on command execution are reported by adding Status/Result fields to the Status Result Area.

NORMAL DISK I/O COMMANDS
The HDC supports three normal disk I/O commands: READ, WRITE, and VERIFY. The multi-sector operation is performed on DRIVE starting at the desired TRACK, HEAD and SECTOR. RECORD COUNT defines the number of sectors. The General Select Byte in the Drive Parameter Block specifies whether the track number or the head number is to be incremented on sector overflow. SOURCE/DESTINATION ADDRESS is the starting address of the data block in system memory (DME Low) or the address of the first Data Map Entry (DME High). These commands verify the head position before attempting the data transfer and hence verify seeks implicitly. The Data Mark option allows the DATA MARK parameter to be used instead of FBH. On single-density floppy disks, the Data Mark option also causes the search for a deleted data mark. (See Section “HDC/Data Separator Handshaking.”)

READ
READ performs a multi-sector data transfer from disk to system memory.

WRITE
WRITE performs a multi-sector data transfer from system memory to the disk.

VERIFY
VERIFY compares multi-sector data on disk with data stored in system memory. It reports any mismatches or data read errors by updating the Status Result Area.

INITIALIZATION COMMANDS
FORMAT
The HDC formats the number of tracks specified by TRACK COUNT starting at HEAD and TRACK. The head and track number are incremented according to the General Select Byte in the Drive Parameter Block. The sectors are numbered as per the order given in the sector map, which is sequentially loaded from system memory starting at MAP POINTER. The number of sectors per track is specified in the Drive Parameter Block of this DRIVE. The data field of each sector is filled with PATTERN.

RELOCATE TRACK
A relocation vector is written to all data fields of a bad track. The relocation vector consists of the new track number (ALTERNATE TRACK) and the new head number (ALTERNATE HEAD) (i.e., the track’s relocated location). Also, the address mark is changed from FEH to FDH to mark that this track is relocated. Thus, when the HDC encounters three consecutive sectors with an FDH data mark, it assumes the track has been relocated. This command is illegal for single-density floppy disk drives.

LOAD DRIVE PARAMETER BLOCK
This command loads the Drive Parameter Block (DPB) for the selected DRIVE into the internal Drive Parameter RAM (see “Drive Parameters”).

DUMP DRIVE PARAMETER BLOCK
The Drive Parameter Block for the selected DRIVE is transferred from the internal Drive Parameter RAM to the DESTINATION ADDRESS.

MARGINAL DATA RECOVERY COMMANDS
READ PHYSICAL SECTOR
This command lets the user recover a marginal data field which is unrecoverable by normal disk error recovery procedures. First it seeks to the desired track. If TRACK VERIFY is selected, the HDC reads ID fields until three consecutive sector headers show the right track number. This verifies it is on the right track. Beginning with the next index mark, the HDC starts counting the PHYSICAL SECTOR number of IDs specified by "PHYSICAL SECTOR" to locate the desired sector. It reads the data field while disregarding the ID field. The user can thus possibly recover data where headers and/or data marks have been rendered unreadable. PHYSICAL SECTOR specifies the absolute location of the sector. No retries are performed.

READ ID
READ ID attempts to recover the header ID information of a marginal sector. If LOCATOR DUMP is selected, then the first valid ID read is transferred to the DESTINATION ADDRESS. If LOCATOR DUMP is not selected, then the ID of the absolute sector specified by PHYSICAL SECTOR is transferred to DESTINATION ADDRESS. If this command is successfully executed, it updates the HDC’s track position.

LOAD BUFFER
The data pointed to by the SOURCE ADDRESS is transferred to the internal sector buffer. The number of bytes transferred is determined by the sector size for the selected DRIVE.

DUMP BUFFER
The data in the internal sector buffer is transferred to system memory starting at DESTINATION ADDRESS. The number of bytes transferred is specified by the sector size for the selected DRIVE.
Figure 8. IOPB Structure

<table>
<thead>
<tr>
<th>Byte 9</th>
<th>Byte 10</th>
<th>Byte 11</th>
<th>Byte 12</th>
<th>Byte 13</th>
<th>Byte 14</th>
<th>Byte 15</th>
<th>Byte 16</th>
<th>Byte 17</th>
<th>Byte 18</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drive</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td>Data</td>
<td>Record</td>
<td>Count</td>
<td>Destination (15:0)</td>
<td>Destination (31:16)</td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>DME</td>
<td>DM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>DME</td>
<td>DM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>DME</td>
<td>DM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Verify</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>DME</td>
<td>DM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Format</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>Pattern</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relocate Track</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>Drive</td>
<td>Track</td>
<td>Head</td>
<td>Alternate Track</td>
<td>Alternate Head</td>
<td></td>
</tr>
<tr>
<td>Load Drive Parameter Block</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>Drive</td>
<td></td>
<td></td>
<td>Source (15:0)</td>
<td>Source (31:16)</td>
<td></td>
</tr>
<tr>
<td>Dump Drive Parameter Block</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>Drive</td>
<td></td>
<td></td>
<td>Destination (15:0)</td>
<td>Destination (31:16)</td>
<td></td>
</tr>
<tr>
<td>Read Physical Sector</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>TV</td>
<td>Drive</td>
<td>Track</td>
<td>Head</td>
<td>Physical Sector</td>
<td>Destination (15:0)</td>
</tr>
<tr>
<td>Read ID</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>L</td>
<td>Drive</td>
<td>Track</td>
<td>Head</td>
<td>Physical Sector</td>
<td>Destination (15:0)</td>
</tr>
<tr>
<td>Load Buffer</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>DME</td>
<td>Drive</td>
<td></td>
<td>Source (15:0)</td>
<td>Source (31:16)</td>
<td></td>
</tr>
<tr>
<td>Dump Buffer</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>DME</td>
<td>Drive</td>
<td></td>
<td>Destination (15:0)</td>
<td>Destination (31:16)</td>
<td></td>
</tr>
<tr>
<td>Load Syndrome</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>Drive</td>
<td></td>
<td>Source (15:0)</td>
<td>Source (31:16)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dump Syndrome</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>Drive</td>
<td></td>
<td>Destination (15:0)</td>
<td>Destination (31:16)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Correct Buffer</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>LD</td>
<td>Drive</td>
<td></td>
<td>Destination (15:0)</td>
<td>Destination (31:16)</td>
<td></td>
</tr>
<tr>
<td>Seek</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>TV</td>
<td>Drive</td>
<td>Track</td>
<td>Head</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Restore</td>
<td>W</td>
<td>SE</td>
<td>SSRB</td>
<td>TV</td>
<td>Drive</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) Not yet defined.

Figure 9. IOPB Parameters
LOAD SYNDROME
The Reed-Solomon check bytes are transferred from SOURCE ADDRESS to the internal Syndrome RAM. This command generates an error if the Drive Parameter Block of the selected DRIVE specifies CRC or external ECC error-checking.

DUMP SYNDROME
The Reed-Solomon check bytes are dumped to the DESTINATION ADDRESS.

CORRECT BUFFER
This command uses the contents of the Syndrome RAM to correct the data in the internal sector buffer. It generates an error if the Drive Parameter Block of the selected DRIVE specifies CRC or external ECC error-checking. If the LOCATOR DUMP option is selected, the HDC additionally writes the location and values of errors sequentially to DESTINATION ADDRESS. If the buffer address is greater than the sector size and the error pattern is non-zero, then the error is uncorrectable for that locator. If the error pattern and the buffer address both are zero, then no error was detected by that locator. If the error pattern is zero and the buffer address is greater than the sector size, then the error occurred in the check bytes.

HEAD MOVEMENT COMMANDS
SEEK
The HEAD of the selected DRIVE is moved to the desired TRACK. If TRACK VERIFY is selected, the HDC looks at the first encountered header to determine whether it is on the right track. If the track numbers mismatch, the HDC reports an error. Usually, this command is issued only if implied and overlapped seeks are disabled.

RESTORE
RESTORE moves the heads of the selected DRIVE to track 0. This command synchronizes the HDC and the drives or recovers seek errors. The HDC supports two restore options. It can restore drives by issuing step-out pulses until the drive reaches track 0 and asserts TRK0. Optionally, drives with built-in restore logic may be restored by a pulse on the RTZ (Return To Zero) line. If TRACK VERIFY is selected, the HDC will also scan the header IDs in order to verify that the restore was successful.

OPTION BYTE
One byte in each IOPB contains a set of options applicable to the particular command.

W — WAIT
0 — After execution of current IOPB, continue with next IOPB.
1 — Stop IOPB execution after terminating current IOPB.

SE — SPECIAL ERROR
0 — Option disabled.
1 — Stop IOPB chain execution if current IOPB causes a Status Result block to be written.

SSRB — STOP ON STATUS RESULT BLOCK
0 — Option disabled.
1 — Stop IOPB chain execution if current IOPB causes a Status Result block to be written.

DME — DATA MAP ENABLE
0 — Data Mapping disabled.
1 — Data Mapping enabled. Source/Destination Address links to first Data Map Entry.

DM — DATA MARK
0 — Data Mark disabled.
1 — Data Mark enabled (see Normal Disk I/O Commands).

TV — TRACK VIEW
0 — Track Verify disabled.
1 — Track Verify enabled (see Read Physical Sector and Seek).

L — LOCATOR DUMP
0 — Locator Dump disabled.
1 — Locator Dump enabled (see Read ID).

DATA MAPPING OPTIONS
The Data Mapping option lets the HDC process data stored in noncontiguous system memory. This option is available to five commands: Read, Write, Verify, Load Buffer, and Dump Buffer. It is enabled by setting the Data Map Enable bit (DME-bit) in the IOPB.

The last two words of the IOPB (Source/Destination Address) link to the first Data Map Entry (Figures 10 and 11). If this pointer is zero, then the Data Map does not exist and the HDC does not transfer data. Data Map Entries are linked together via the Data Map Pointer. The Data Map linked-list is terminated if the Data Map Pointer is set to zero. Each Data Map Entry defines a data buffer in system memory starting at the address defined by Data Source/Destination Address. The size of this buffer is defined by Byte Count. When Byte Count is set to zero, the HDC assumes a size of 210 bytes. When the Load Enable (LE-bit) is reset to zero, the HDC masks off a data block with the size specified by Byte Count (Figure 12).

STATUS RESULT BLOCK (SRB)
The host CPU reserves a Status Result Area defined by the 32-bit Status Result Pointer register and the 16-bit Status Result Length Register. Whenever the HDC terminates a command and an error occurred, it adds a Status Result Block (Figures 13 and 14) to the Status Result Area. A Status Result Block carries the same unique ID number of the IOPB where the error occurred.

Multi-record Command Terminated
This SRB indicates that a Multi-record command has been terminated due to an error condition at the specified TRACK, HEAD, SECTOR, and RECORD COUNT.

No IDs Found On Track
A given Track was searched for an ID and none was found.
Figure 10. Data Map Entry

<table>
<thead>
<tr>
<th>D_{15}</th>
<th>D_0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA MAP POINTER (15:0)</td>
<td>DATA SOURCE/DESTINATION ADDRESS (15:0)</td>
</tr>
<tr>
<td>DATA MAP POINTER (31:16)</td>
<td>DATA SOURCE/DESTINATION ADDRESS (31:16)</td>
</tr>
</tbody>
</table>

Load Enable
1 - Memory Block Is Transferred
0 - Memory Block Is Masked Out

Figure 11. Data Map Entry Linked List

Figure 12. Data Mapping
Figure 13. Layout of Status Result Blocks

<table>
<thead>
<tr>
<th>Status Result Block</th>
<th>Byte 1</th>
<th>Byte 0</th>
<th>Byte 3</th>
<th>Byte 2</th>
<th>Byte 5</th>
<th>Byte 4</th>
<th>Byte 7</th>
<th>Byte 6</th>
<th>Byte 9</th>
<th>Byte 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multirecord Command Terminated</td>
<td>ID</td>
<td>Record Count</td>
<td>Code(1)</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No IDs Found on Track</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Format Error</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Seek Error</td>
<td>ID</td>
<td>Code</td>
<td>Current Track</td>
<td>Desired Track</td>
<td>Current Head</td>
<td>Desired Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fatal Seek Error</td>
<td>ID</td>
<td>Code</td>
<td>Current Track</td>
<td>Desired Track</td>
<td>Current Head</td>
<td>Desired Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relocated Track</td>
<td>ID</td>
<td>Code</td>
<td>Current Track</td>
<td>New Track</td>
<td>Current Head</td>
<td>New Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relocated Track (No Vector)</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Record Not Found</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Record Not Found (ID Errors)</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Multirecord Overflow</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Not Recovered</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Not Recovered with Retries</td>
<td>ID</td>
<td>Retry Count</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Not Recovered with ECC</td>
<td>ID</td>
<td>Retry Count</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data SYNC Fault</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Mark Error</td>
<td>ID</td>
<td>Data Mark</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sector Size Mismatch</td>
<td>ID</td>
<td>Sector Size</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Non-Verify</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td>Head</td>
<td>Sector</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Physical Data Recovered with ECC</td>
<td>ID</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ECC Error Not Corrected</td>
<td>ID</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ECC Not Selected</td>
<td>ID</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ECC Error in Data Field</td>
<td>ID</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Mark Physical Error</td>
<td>ID</td>
<td>Data Mark</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ID-CRC Error</td>
<td>ID</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fault While Seeking</td>
<td>ID</td>
<td>Code</td>
<td>Track</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Restore Fault</td>
<td>ID</td>
<td>Drive Status</td>
<td>Code</td>
<td>Track</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fault While Head Select</td>
<td>ID</td>
<td>Code</td>
<td>Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Drive Selection Fault</td>
<td>ID</td>
<td>Drive Status</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Drive Status Trap</td>
<td>ID</td>
<td>Drive Status</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Timeout</td>
<td>ID</td>
<td>Code</td>
<td>Byte Count</td>
<td>Block Address (15:0)</td>
<td>Block Address (31:16)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No Single Density Floppy Relocation</td>
<td>ID</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>End of Data Map</td>
<td>ID</td>
<td>Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: (1) Not yet defined.
<table>
<thead>
<tr>
<th>Error Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Format Error</td>
<td>When reading or writing, it indicates that an Index Pulse occurred when not expected. When formatting, it indicates that the Index Pulse occurred before the format was completed. This means the number of sectors times the sector size is too large for the track.</td>
</tr>
<tr>
<td>Seek Error</td>
<td>The HDC has read a valid ID showing that the current TRACK/HEAD differs from the expected TRACK/HEAD.</td>
</tr>
<tr>
<td>Fatal Seek Error</td>
<td>After a seek error the HDC has performed a restore and a second seek, but the seek error still persists. The IOPB is aborted.</td>
</tr>
<tr>
<td>Relocated Track</td>
<td>A track was read as relocated and the HDC auto-vectored to the new track.</td>
</tr>
<tr>
<td>Relocated Track (No Vector)</td>
<td>A track was read as relocated, but the HDC could not find a valid data field to read the vector. The IOPB is aborted.</td>
</tr>
<tr>
<td>Record Not Found</td>
<td>No ID was found corresponding to the desired sector number.</td>
</tr>
<tr>
<td>Record Not Found (ID Errors)</td>
<td>Sector was not found, but one or more IDs had CRC errors.</td>
</tr>
<tr>
<td>Multi-record Overflow</td>
<td>The HDC aborted a Multi-record command because the last sector of a track was read and the programmed Multi-Record Policy prohibits a track/head increment.</td>
</tr>
<tr>
<td>Data Not Recovered</td>
<td>The HDC could not recover a sector requested by a read command.</td>
</tr>
<tr>
<td>Data Recovered with Retries</td>
<td>Data was recovered using read retries (RETRY COUNT).</td>
</tr>
<tr>
<td>Data Recovered with ECC</td>
<td>The Reed-Solomon successfully corrected a read error. Retry Count specifies the number of retries performed before the error was corrected.</td>
</tr>
<tr>
<td>Data Sync Fault</td>
<td>The HDC successfully read the ID for the desired sector, but could not find an Address Mark for the data field.</td>
</tr>
<tr>
<td>Data Mark Error</td>
<td>The Data Mark read did not correspond to the Data Mark specified by the Drive Parameter Block.</td>
</tr>
<tr>
<td>Sector Size Mismatch</td>
<td>Sector Size read from the Header field does not match the Sector Size defined in the Drive Parameter Block (floppy formats only).</td>
</tr>
<tr>
<td>Data Non-Verify</td>
<td>The Verify command detected a mismatch between disk and memory data.</td>
</tr>
<tr>
<td>Physical Data Recovered with ECC</td>
<td>The Read Physical Sector command had to use ECC to correct the data field.</td>
</tr>
<tr>
<td>ECC Error Not Corrected</td>
<td>The data transferred to system memory by Read Physical Sector contained uncorrected errors.</td>
</tr>
<tr>
<td>ECC Not Selected</td>
<td>Error correction attempted when ECC was not selected internally.</td>
</tr>
<tr>
<td>ECC Error In Data Field</td>
<td>An error was detected in the data field of a sector.</td>
</tr>
<tr>
<td>Data Mark Physical Error</td>
<td>The Data Mark read by Read Physical Sector did not correspond to programmed Data Mark.</td>
</tr>
<tr>
<td>ID CRC Error</td>
<td>A CRC error was detected when reading the ID field by the Read ID command.</td>
</tr>
<tr>
<td>Fault While Seeking</td>
<td>While seeking, the FAULT line was asserted or the SEEKCOM line was not asserted.</td>
</tr>
<tr>
<td>Restore Fault</td>
<td>The HDC could not restore the drive.</td>
</tr>
<tr>
<td>Fault While Head Select</td>
<td>The HDC could not select the specified head. The FAULT line was asserted or SEEKCOM was not asserted (for floppy disk drives only).</td>
</tr>
<tr>
<td>Drive Selection Fault</td>
<td>A fault occurred when selecting a drive. The Drive Status byte latches the levels of the status lines when the fault occurred:</td>
</tr>
</tbody>
</table>
|                                  | D_9  = DREADY  
|                                  | D_10 = FAULT  
|                                  | D_11 = SEEKCOM 
|                                  | D_12 = WRPROT  
|                                  | D_13 = TRK0   |
| Drive Status Trap                 | An unexpected change in state of one or more drive status lines occurred while the drive was selected. The Drive Status byte latches the status lines. The IOPB is aborted. |
| Data Time-out                     | A memory time-out occurred while accessing the system memory. The Block Address defines the starting location of a block of system memory where the time-out occurred. Byte Count defines the length of the block. |
No Single-Density Floppy Relocation
A Relocate Track command was attempted on a single-density floppy disk drive.

End Of Data Map
Unexpected end of Data Map encountered.

DISK DATA I/O
SECTOR FORMATS
Data is stored on the disk in sectors. Each sector consists of two fundamental parts: the header and the data field. The sizes of all pads, gaps, preambles, postambles, and data fields are programmable in the Drive Parameter Block.
Floppy disk formats also have an Index field at the beginning of each track.

Header
The header contains the Address Mark, the track number, the head number, and the sector number (Figure 16). Two trailing CRC check bytes protect the header. The beginning of the header is marked by an ID Address Mark (IDAM). The single-density floppy format requires a single-byte address mark while the double-density floppy and hard disk formats use a two-byte address mark. The first byte (the only byte for single-density floppy formats) of the address mark is a unique clock/data pattern written and detected by the data separator. Since the unique clock/data pattern is written by the disk data separator, its length and layout are transparent to the HDC. The second byte, which is processed by the HDC, specifies that this is a normal (FDH) or a relocated (FDH) track. This byte is not present for single-density floppy formats. A preamble and a postamble compensate for speed and mechanical variations of the disk system. The length of both fields is user-programmable.

Data Field
A Data Mark similar to the header’s ID Address Mark marks the beginning of the data field (Figure 17). The single-density floppy format uses a single-byte Data Mark which is different from the Address Mark. The data field can be marked by two types of data marks to specify either a normal data field or a deleted data field. The double-density floppy and the hard disk formats have a two-byte Data Mark consisting of a unique clock/data pattern similar to the Address Mark and a user-programmable Data Mark byte.

The data field has a user-programmable length of 128, 256, or 512 bytes. It is protected by one of three user-selectable data protection algorithms: CRC-CCITT (error detection), Single-Burst or Double-Burst Reed-Solomon (error detection and correction). Optionally, external error processing logic can be interfaced for hard disk format to implement any user-designed algorithm. The check bytes are stored in the ECC field. For external error processing, the user-designed external error processing logic reads and writes the ECC field. The number of ECC bytes appended varies from 2 to 15 bytes for the internal ECC options and 1 to 256 bytes (determined by the drive parameter block) for external ECC.

DATA SEPARATOR INTERFACE SIGNALS
The data lines (RDDAT and WRDAT) transfer the data to and from the disk. The transfer is controlled by five signals: INDEX, AMC, AMF, RG, and WG. The FAM/ECC(1:0) and FAMD/ECCERR lines interface with external hardware to allow user-definable error-detection/correction. For floppy formats, these lines interface with the data separator to allow address/data mark detection and generation.

Header Search Mechanism
The unique clock/data patterns of the address/data marks are written and detected by the data separator only. When the HDC attempts to read a header or to access a data field, it activates Address Mark Control (AMC).

For floppy formats, the FAM/ECC(1:0) outputs differentiate between the various index, address, and data marks defined by the IBM Single- and Double-density Format. Whenever the HDC activates the AMC line to read or write a special mark from a floppy disk, the data separator should use the FAM/ECC(1:0) to determine the unique clock/data pattern to read or write. Additionally, for single-density floppy formats, the FAMD/ECCERR pin indicates that a deleted data address mark should be written or read.

Next, the HDC activates Read Gate (RG) and waits for the data separator acknowledge. The data separator should assert Address Mark Found (AMF) when it detects an address/data mark. The rising edge of AMF indicates that valid data will be on the RDDAT pin on the next rising edge of the RD/REF CLK (see Figure 23). For double-density floppy and hard disk formats, the HDC checks the next eight bits for an FDH or FED. If the check fails, a data address mark was found; the HDC deactivates AMF and RG. After AMF becomes inactive, AMC is reasserted followed by RG and the whole procedure is repeated until a header is found or it is determined that no header can be found (indicated by three index pulses). For single-density floppy formats, the rising edge of AMF indicates that a header address mark has been found.

After finding a valid header address mark, the HDC compares the next 48 bits (6 bytes) of serial data with the track, head, and sector number of the desired sector (and sector size for floppy formats) to determine if the right header has been found. A CRC check ensures the correctness of the header information. If the track or the head numbers recovered from the header do not match the desired track or head number, an error is flagged and the command is aborted.
For floppy formats, sector size is also checked against the sector size defined for the current drive. The sector number is checked to see if this is the desired sector.

If the correct sector number was not found, then the process is started all over again until either the desired sector is found or the HDC determines that the sector cannot be found on the current track. If three index pulses are detected (indicating 2 + disk revolutions), the Sector Not Found error is flagged.

If the correct sector number was found, the search for the data mark begins.
Figure 15. Track Initialization Field

INDEX LINE

HARD DISK
- DELAY
- FIRST SECTOR

DOUBLE DENSITY FLOPPY
- DELAY
- PREAMBLE 1
- IAM
- GAP
- FIRST SECTOR

SINGLE DENSITY FLOPPY
- DELAY
- PREAMBLE 1
- IAM
- GAP
- FIRST SECTOR

Figure 16. Sector Header Formats

HARD DISK
- PREAMBLE 1
- IDAM
- 'FD' OR 'FE'
- TRACK # (MSB)
- TRACK # (LSB)
- HEAD #
- SECTOR #
- CRC CHECK BYTES
- POSTAMBLE 1

DOUBLE DENSITY FLOPPY
- PREAMBLE 1
- IDAM
- 'FD' OR 'FE'
- TRACK #
- HEAD #
- SECTOR #
- SECTOR SIZE
- CRC CHECK BYTES
- POSTAMBLE 1

SINGLE DENSITY FLOPPY
- PREAMBLE 1
- IDAM
- TRACK #
- HEAD #
- SECTOR #
- SECTOR SIZE
- CRC CHECK BYTES
- POSTAMBLE 1

Figure 17. Sector Data Fields Format

HARD DISK
- POSTAMBLE 1
- PAD
- PREAMBLE 2
- IDAM
- DM
- DATA
- ECC
- POSTAMBLE 2
- GAP

DOUBLE DENSITY FLOPPY
- POSTAMBLE 1
- PAD
- PREAMBLE 2
- IDAM
- DM
- DATA
- ECC
- POSTAMBLE 2
- GAP

SINGLE DENSITY FLOPPY
- POSTAMBLE 1
- PAD
- PREAMBLE 2
- DAM OR ODAM
- DATA
- ECC
- POSTAMBLE 2
- GAP

Figure 18. Write Track Sequence

INDEX

WG

AMC

AMF

- DELAY
- SECTOR 1
- SECTOR N
- GAP
Figure 19. Write Sector Control Sequence  
(For Hard Disk and Double Density Floppies)

Figure 20. Write Sector Control Sequence  
(For Single Density Floppies)
Figure 21. Read Sector Control Sequence
(For Hard Disks and Double Density Floppies)

Figure 22. Read Sector Control Sequence
(For Single Density Floppies)

Figure 23. Address Mark Control/Address Mark Found Handshake
(Read Data)
Figure 24. Address Mark Control/Address Mark Found Handshake (Write Data)

Figure 25. External ECC Handshake (Read Data)

Figure 26. External ECC Handshake (Write Data)
Data Field Read

The HDC uses the same handshake procedure outlined above to search for the data address mark. For double-density floppy and hard disk formats, the HDC compares the byte following the data address mark to the programmed data mark to confirm that the data field has been found. The HDC reads the data field into the sector buffer and the ECC bytes into the error logic. For hard disk formats, the HDC ignores the ECC field if external ECC is selected. The external error processing logic should read the ECC field to verify the integrity of the data field. FAM/ECC(1:0) and FAMD/ECCERR control the external error logic handshake. Immediately after the ECC field has been read, RG is turned off and the sector-read operation is terminated.

Data Field Write

Sector-write commands proceed similarly to sector-reads while searching for the desired sector. After finding the desired sector header, the subsequent data field and ECC field, including pad, preamble2, data address mark and postamble2 is overwritten. The HDC activates Write Gate (WG) at the beginning of the pad. Write Data on WRDAT line is valid with the next rising edge of the clock. First the HDC writes the pad and preamble2 fields. On completion of preamble2, AMC is activated. For floppy formats, FAM/ECC(1:0) indicate to the data separator the data address mark to write. The data separator should assert AMF after writing the last data address mark bit. The HDC resumes data output with the next clock. For double-density floppy and hard disk formats, the HDC writes a user-programmable data mark first. Next the data field is output on the WRDAT line. Depending on the selected ECC mode, either the HDC or the external error logic appends the check bytes to the data field. FAM/ECC(1:0) and FAMD/ECCERR control the external error logic handshake. WG is turned off after the postamble2 field is written. This completes the write-sector sequence.

Format Track

Format Track always writes the entire track. It is the only command that writes the sector header. Beginning with the rising edge of the INDEX pulse, the HDC asserts WG and outputs the pattern for the delay field (Figure 18). Note that disk drives require that the delay field be wider than the INDEX pulse width. For floppy formats, an Index Address Mark (IAM) field follows the delay field. Then the HDC starts writing sectors.

For writing the headers, the HDC uses the track, head and sector size information supplied by the format IOPB. A sector map in the system memory supplies the logical sector number sequence. The first byte of the sector map is written in the sector number field of the first physical sector. The second byte is written in the second physical sector. This process continues until the required number of sectors have been formatted. For multiple track format commands, the sector maps for the tracks to be formatted are organized in a linear list in the system memory. The Map Pointer of format IOPB points to the beginning of this sector map list.

For writing address/data marks, the HDC proceeds as described in the section "Data Field Write". The data field is filled with the user-supplied pattern byte in the format IOPB. The gap between the end of the last sector and the rising edge of the index pulse is filled by the gap pattern. The length of this gap field depends on the track capacity and the number of sectors/tracks. It is different from the intersector gap which has a user-definable length. The patterns written for all fields are shown in the table below.

<table>
<thead>
<tr>
<th>Field</th>
<th>Single-density floppy formats</th>
<th>Double-density floppy and hard disk formats</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delay</td>
<td>FFH</td>
<td>4EH</td>
</tr>
<tr>
<td>Preamble1</td>
<td>00H</td>
<td>00H</td>
</tr>
<tr>
<td>Postamble1</td>
<td>FFH</td>
<td>4EH</td>
</tr>
<tr>
<td>Pad</td>
<td>00H</td>
<td>00H</td>
</tr>
<tr>
<td>Preamble2</td>
<td>00H</td>
<td>00H</td>
</tr>
<tr>
<td>Postamble2</td>
<td>FFH</td>
<td>4EH</td>
</tr>
<tr>
<td>Gap</td>
<td>FFH</td>
<td>4EH</td>
</tr>
</tbody>
</table>

DRIVE PARAMETER PROGRAMMING (Figure 27)

The HDC contains one set of Drive Parameter Registers for each drive. The system can only access this register set indirectly by either of the following commands: Load Drive Parameter Block and Dump Drive Parameter Block. The block is set up in contiguous system memory. Byte values in this table, when set to zero, represent the value 255.

General Select Byte (Figure 28)

The EDCP field determines which of the error-checking algorithms the HDC should use to recover marginal data. The Auto Vector Enable bit (AVE) allows the HDC to vector automatically to the new track if a given track is found to be relocated. This bit is ignored for single-density floppy formats. The Multi-Record Policy (MRP) field determines the policy followed for multiple sector transfers. Multi-record commands may require that the HDC select a new track to access subsequent sectors. One option is to increment the head number. If the head number overflows, the HDC resets it to zero and increments the track number. If the track number overflows, it is reset to zero. The second option allows the track number to be incremented first. On overflow, the head number is incremented. The RTZEN bit defines the recalibration mode (move head to track 0). The HDC can either assert the RTZ pin (16 clock cycles active) or issue STEP pulses until TRKO becomes active. The maximum number of STEP pulses for recalibration is 65535.

Data Select Byte (Figure 29)

The DSZE field defines the size of the data field for a particular drive.

Retry Policy Byte (Figure 30)

The most significant three bits define the error-checking policy. These bits are ignored if CRC or external ECC is used. If ECC Before Retry is selected, the HDC uses ECC even when retry attempts are disabled. The RE-bit enables the number of retry attempts defined by Retry Count (RC).
Figure 27. Drive Parameter Block

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>GENERAL SELECT BYTE</td>
<td>DATA SELECT BYTE</td>
<td>TRACKS/SURFACE (LSB)</td>
<td>TRACKS/SURFACE (MSB)</td>
<td>HEADS/DRIVE</td>
<td>SECTORS/TRACK</td>
<td>RWC TRACK (LSB)</td>
<td>RWC TRACK (MSB)</td>
</tr>
</tbody>
</table>

Figure 28. General Select Byte

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVE</td>
<td>RTZEN</td>
<td>EDCP</td>
<td>MRP</td>
<td>FMT</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Auto Vector Enable
1 = Enabled
0 = Disabled

RTZ Enable
1 = Recalibration by Asserting the RTZ Pin for 16 Clocks
0 = Recalibration by Step Pulses

Error Detection and Correction Policy
00 = 16 Bit CRC-CCITT
01 = External ECC
10 = Single Burst Reed-Solomon
11 = Double Burst Reed-Solomon

Format
00 = Single Density IBM Floppy Format
01 = Double Density IBM Floppy Format
10 = ST506
11 = Reserved

Multi Record Policy
0X = Do Not Change Tracks
10 = Increment Head Number First
11 = Increment Track Number First

Figure 29. Data Select Byte

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSZE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Data Size
00 = 128 Bytes
01 = 256 Bytes
10 = 512 Bytes
11 = Reserved
Figure 30. Retry Policy Byte

<table>
<thead>
<tr>
<th>PRE</th>
<th>ECC</th>
<th>POST</th>
<th>RE</th>
<th>RC</th>
</tr>
</thead>
</table>

- **Pre ECC Enable**
  - 0 - Disabled
  - 1 - ECC Before Any Retry Attempts

- **ECC Enable**
  - 0 - Disabled
  - 1 - ECC After Each Retry Attempt

- **Post ECC Enable**
  - 0 - Disabled
  - 1 - ECC After Last Retry Attempt

- **Retry Count (RE = 1)**
  - 0000 - 16 Attempts
  - 0001 - 1 Attempts
  - 0010 - 2 Attempts
  - 1 - 3 Attempts
  - 1111 - 15 Attempts

- **Retry Enable**
  - 0 - No Retries
  - 1 - Retry Enabled
Drive Parameters
Tracks/Surface specifies the number of cylinders (tracks) in the range from 0 to 65536. Head/Drive specifies the number of moving heads (1 to 256). However, only the four least significant bits are output at the head select pins. Sectors/Track defines the number of sectors per track (1 to 256). Heads/Drive and Sectors/Track are only needed for multi-record IOPBs to allow the HDC to determine the new track number. RWC Track specifies the track number where the Reduced Write Current pin should be activated (only for ST506 and floppy formats). If the current track number is greater than RWC Track, the pin (RWC) is activated. Prec-compensation Track specifies the track where the pre-compensation starts.

Seek Timing
Step Width (8-bit) determines the width of step pulses in increments of 12 clock cycles. Seek Dwell (16-bit) sets the delay between the falling edge and the rising edge of step pulses in increments of 12 clock cycles. Head Settle defines the time to allow the heads of the selected drive to settle, after the head select lines change, in increments of 4 clock cycles.

Sector Format
The sector format parameters specify the sizes of particular sector header and data fields.

DISK DATA PROTECTION
All data stored on disk is protected by error-checking algorithms. The HDC supports four modes:
- 16-bit CRC-CCITT (error detection)
- Single-Burst Reed-Solomon (single-burst correction)
- Double-Burst Reed-Solomon (double-burst correction)
- External ECC

The error-checking scheme for each drive is defined by the EDCP field in the General Select Byte of the Drive Parameter Block. It is possible to use a different ECC for each sector or track provided that the Drive Parameter Block is constantly changed. However, this is not a recommended procedure.

CRC-CCITT
The CRC-CCITT code is a cyclic-based, error-detecting/non-correcting code. It is the industry standard error checking code for magnetic disk systems. CRC-CCITT is mandatory for the protection of the sector ID field, but the data field can be protected by any of the four modes mentioned above. The CRC generator polynomial is:
\[ X^{16} + X^{12} + X^5 + 1 \]
The guaranteed capabilities of the code are listed below:
- Detects all odd number bit errors
- Detects all single-burst errors of 16 bits or less
- Detects all single, double, and triple bit errors

Single-Burst Reed-Solomon
The HDC supports two error correction codes, Single-Burst Reed-Solomon and Double-Burst Reed-Solomon. Single-Burst Reed-Solomon corrects single-burst errors and detects double-burst and some triple-burst errors. A single burst of errors is defined as any number of bit errors (contiguous or noncontiguous) where the distance between the first and the last bit error does not exceed the burst length given in the table below. The ECC code protects the check bytes as well as the data. The guaranteed performance of the Single-Burst Reed-Solomon code is shown below.

<table>
<thead>
<tr>
<th>Sector Size (# of bytes)</th>
<th>Detection Capability (# of bits)</th>
<th>Correction Capability (# of bits)</th>
<th># of Check Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Single Bursts</td>
<td>Double Bursts</td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>33</td>
<td>9</td>
<td>0</td>
</tr>
<tr>
<td>256</td>
<td>33</td>
<td>9</td>
<td>0</td>
</tr>
<tr>
<td>512</td>
<td>57</td>
<td>17</td>
<td>0</td>
</tr>
</tbody>
</table>

This table shows, for instance, that in a sector of 256 bytes any single burst of errors with a length of up to 33 bits will be detected. Note, that two single bit errors separated by more than 32 bits will count as a double-burst error. Alternatively, any two random single-bursts (double-burst) of up to 9 bits each will be detected also. In this example, this code can correct a single burst of errors up to 9 bits and cannot correct double-burst errors. The table presents the guaranteed capabilities of this code. Under certain circumstances the code is capable of detecting longer bursts or even triple-burst errors.

Double-Burst Reed-Solomon
Double-Burst Reed-Solomon is an enhanced version of Single-Burst Reed-Solomon. This code can detect and correct single- and double-burst errors of the maximum size listed below:

<table>
<thead>
<tr>
<th>Sector Size (# of bytes)</th>
<th>Detection Capability (# of bits)</th>
<th>Correction Capability (# of bits)</th>
<th># of Check Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Single Bursts</td>
<td>Double Bursts</td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>49</td>
<td>16</td>
<td>25</td>
</tr>
<tr>
<td>256</td>
<td>49</td>
<td>16</td>
<td>25</td>
</tr>
<tr>
<td>512</td>
<td>81</td>
<td>24</td>
<td>41</td>
</tr>
</tbody>
</table>

External ECC
The HDC features external ECC to allow schemes other than CRC-CCITT or Reed-Solomon. External ECC can only be used for the protection of data fields. Three lines (ECC <1:0> and ECCERR) simplify interfacing the external ECC hardware. ECC <1:0> present the status of the HDC to allow the external ECC to run synchronously. The status is coded in Gray code; only one bit changes when going from one state to the next (Figure 26).
In the IDLE state, no data field of a sector is written or read. The external ECC should be inactive. RESET should reset the external ECC to prepare itself for an ECC process. At the end of the data mark, while reading or writing the last bit, the status lines change into the GENERATE state.

On the next rising edge of the RD/REF CLK, the external ECC must be prepared to receive valid data on either the RDDAT or WTDAT lines (depending on whether RG or WG is asserted). The external ECC must generate the check bytes. When reading or writing the last bit of the data field, the lines change to the CHECK state.

CHECK enables the external ECC either to multiplex the check bytes on WRDAT (WG active) or to compare the generated check bytes with the bytes read from RDDAT (RG active). With the external ECC, a programmable number of check bytes can be added to the data field of a sector (1 to 256 bytes).

On completion of the check byte field, at the last bit of the last check byte, the status lines change back to the IDLE state. On the next rising edge of the RD/REF CLK, the IDLE state will be in effect. During the Postamble2 section following the check bytes, the ECCERR pin will be sampled by the HDC for an "Error Found" signal from the external ECC. If the ECCERR pin remains inactive throughout the Postamble2 field, then the HDC assumes that the data is valid. If the ECCERR line is activated at any time during the Postamble2 field, then the HDC assumes that an error occurred in the data field.

A Byte transfer occurs in Word Mode when only one byte remains to be transferred or when the system address is odd. The throttling of DMA transfers on the system bus is controlled by the Mode Register. The HDC inserts a programmable number of software Wait States into the DMA bus cycle. Additionally, it inserts hardware Wait States until the memory asserts READY.

Upper Address Latch Enable (ALEN) may latch the upper address word (A16 to A31) in an external address latch. The upper address is only updated if a change demands this update.

**Interrupts**

The HDC interrupts the host CPU when it has completed the initialization procedure executed after a hardware or software reset or when it has completed a command chain. The initialization interrupt cannot be disabled. The interrupt on command chain completion can be enabled or disabled by the Interrupt Mask bit in the Mode Register.

**DISK CONTROL INTERFACE**

The Disk Control Interface selects drives and heads and controls the head positioning. It is programmable either to provide a floppy disk type of interface or to conform with the ST506 drive interface standard.

**Drive Selection**

Drives are de-selected when SELEN is High. The two bits DRIVE<1:0> select one of up to four drives. DRIVE<1:0> are valid when SELEN is Low. SELEN remains Low as long as the drive is selected. The selected drive acknowledges the selection by activating DREADY. If SELEN is not acknowledged within 2^16 clocks, then the HDC assumes that the selected drive is not present and generates a time-out error. If FAULT is asserted after activating DREADY, then the HDC de-selects the drive and generates a fault error.

**Head Positioning**

Seek operations are performed via the lines STEP, DIRIN, SEEKCOM, RTZ, and TRKO. Normal seeks pulse the STEP line to move the head to the desired track. Restore may pulse the STEP or RTZ line to move the head to track 0. DIRIN specifies the direction in which the head should move on SEEK pulses.

SEEKCOM is asserted by the drive to indicate that the head has moved to the desired track. Once the drive has acknowledged the completion of a seek by activating SEEKCOM, it must keep SEEKCOM active as long as it is selected or until it receives another seek command; otherwise the HDC issues a drive fault error. When executing the restore or seek commands, the drive must acknowledge the first STEP pulse or the RTZ pulse (SEEKCOM pulsed Low) within 2^16 clocks or the HDC will generate a seek error.

**Write Protect**

The Write Protect line is sampled just prior to execution of a WRITE or FORMAT command. If the line is High, the command is aborted.
**INTERFACE SIGNALS**

$V_{CC1}, V_{CC2} = +5$V Power Supply  
$V_{SS1}, V_{SS2} = Ground$

**SYSTEM INTERFACE LINES**

**CLK** — System Clock (Input)

CLK is a TTL-compatible clock input to time DMA transfers and disk control operations (seeks).

**RD** — Read (Input/Output, Active Low)

Read is a bidirectional, active Low, three-state signal. A Low on this line indicates that the CPU or HDC is performing an I/O or memory read cycle. When the HDC is in Slave Mode, this is an input signal used by the CPU to read the internal registers of the HDC. When the HDC is the bus master, this signal is an output used by the HDC to access data from memory. RD and WR must not be active simultaneously.

**WR** — Write (Input/Output, Active Low)

Write is a bidirectional, active Low, three-state signal. A Low indicates that the CPU or HDC is performing an I/O or memory write cycle. When the HDC is in Slave Mode, it is an input signal used by the CPU to load the internal registers of the HDC. When the HDC is bus master, this signal is an output used by the HDC to write data into system memory. RD and WR must not be active simultaneously.

**ALE** — Address Latch Enable (Output, Active High)

The trailing edge of ALE latches the lower address word ($A_0$ to $A_{15}$) into the external address latch.

**ALEN** — Upper Address Latch Enable (Output, Active High)

The trailing edge of ALEN latches the upper address word ($A_{16}$ to $A_{31}$) into the external address latch. The HDC executes Upper Address latch cycles as necessary to minimize bus occupancy. The address is updated when a new command is executing or whenever the upper address for the current bus cycle differs from the address of the previous bus cycle.

**DT/R** — Data Transmit/Receive (Output, Three-State)

When the HDC is bus master, a High on this output indicates that data is being transmitted from the HDC. A Low on this output indicates that data is being transferred into the HDC. This output is three-stated when the HDC is not in control of the system bus.

**DEN** — Data Enable (Output, Active Low, Three-State)

When the HDC is bus master, a Low on this output indicates that data is driven on the Address/Data bus or the Address/Data bus is three-stated for receiving data. This output is three-stated when the HDC is not in control of the system bus.

**BHE** — Byte High Enable (Input/Output, Active Low)

BHE is a bidirectional, active Low signal to enable data onto the most significant byte of the data bus ($AD_{15}$-$AD_8$). BHE is Low when data is to be accessed on the high portion of the bus.

<table>
<thead>
<tr>
<th>BHE</th>
<th>A0</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>Whole word</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>Upper byte</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>Lower byte</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

When the HDC is a bus master, this pin is an output. It is an input when the HDC is in Slave Mode. BHE is disabled and ignored when the HDC is strapped to a byte interface.

**AD <15:0>** — Address/Data Bus (Input/Output, Active High)

The Address/Data Bus is a time-multiplexed, bidirectional, three-state, 16-bit bus used for all system transactions. A logic High on the bus corresponds to a "$1$" and a logic Low corresponds to a "$0$". $AD_{15}$ is the least significant bit. The presence of an address is defined by ALE or ALEN. When ALE is High, the bus contains the Lower Address bits $A_0$ to $A_{15}$. When ALEN is High, the bus contains Upper Address bits $A_{16}$ to $A_{31}$. The 32-bit address allows the HDC to direct linear addressing of 4 GBytes. The presence of data is indicated by RD and WR. When the HDC is in Slave Mode RD and WR may be asynchronous to the system clock (CLK). In Master Mode the Address/Data Bus is driven synchronously using a four-cycle bus transfer.

**A0** — Address Line 0 (Input, Active High)

This pin selects between the odd byte (High) and the even byte (Low) of the internal registers. It is used only when the HDC is in Slave Mode.

**A <3:1>** — Address Line 1 to 3 (Input, Active High)

When the HDC is in Slave Mode, these lines are the address inputs selecting one of the internal registers. These lines are ignored when the HDC is bus master.

**READY** — Ready (Input/Output, Open Drain, Active Low)

When the HDC is bus master, this is an input to extend the bus cycle for slow memories and peripheral devices. When the HDC is in Slave Mode, this is an output indicating that the HDC is ready to complete the bus transfer. The READY input may be synchronous or asynchronous depending on the programming of the A/S strap.

**BREQ** — Bus Request (Output, Active High)

The HDC activates BREQ to request the control of the system bus.

---

24
BACK — Bus Acknowledge (Input, Active High)
BACK acknowledges the bus request of the HDC, indicating that the CPU has relinquished the system bus to the HDC. Since BACK is internally synchronized, transitions on BACK do not have to be synchronous with the HDC clock. BACK may be removed at any time to make the HDC release the bus. If the HDC DMA is preempted by removing BACK, the HDC will release BREQ for two clock cycles so that external devices may gain the mastership on the system bus.

INTR — Interrupt Request (Output, Active High)
INTR is activated when the HDC requires service by the CPU. Interrupt Request is reset whenever the status half of the Status/Command Register (SCR) is accessed.

CS — Chip Select (Input, Active Low)
The host processor activates CS to enable a Slave Mode access, to read or write the internal registers of the HDC. This pin is ignored when the HDC is bus master.

B/W — Byte/Word Strap (Input)
This pin selects either a byte (8-bit) or word (16-bit) interface. When a byte interface is selected, only AD<7:0> are used for data transfers and all operations are then byte operations. This pin must be strapped to either VCC or VSS:

VCC = byte interface
VSS = word interface

A/S — Asynchronous/Synchronous Ready Strap (Input)
This line determines whether the READY input is synchronous or asynchronous. When this line is strapped High, the HDC internally synchronizes the READY line to the system clock. When the line is strapped Low, the HDC does not synchronize READY. It must be synchronized to the system clock externally.

VCC = asynchronous READY
VSS = synchronous READY

RESET — Reset (Input, Active High)
When RESET is active all outputs lines are inactive. Three-state outputs are floating. Inputs are ignored. A RESET pulse makes the chip enter the initialization procedure. Upon completion of initialization, an interrupt request will be issued. INTR will go High. If the user attempts to read from or write to the HDC prior to completion of reset, the ready line will remain inactive until the reset is completed, causing the CPU to wait.

DISK INTERFACE LINES
SELEN — Select Enable (Output, Active Low)
SELEN enables the drive specified by DRIVE<1:0>. When Low, DRIVE<1:0> are valid. When High, no drive is selected. A selected drive should respond with DREADY.

DRIVE<1:0> — Drive Address (Output, Active High)
These two lines in conjunction with SELEN determine the drive to be selected. The drive numbers are encoded as follows:

<table>
<thead>
<tr>
<th>DRIVE&lt;1&gt;</th>
<th>DRIVE&lt;0&gt;</th>
<th>Drive Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>Drive 0</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>Drive 1</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>Drive 2</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>Drive 3</td>
</tr>
</tbody>
</table>

PCEN/S/D — Pre-compensation Enable/Single/Double (Output, Active High)
For all drive formats, this line signals when pre-compensation should be used. It enables pre-compensation if High and disables pre-compensation if Low. In addition, for floppy formats it selects either the single or double-density recording formats. The falling edge of SELEN may be used to latch Single/Double. A latched Low indicates double-density and a latched High single-density.

DREADY — Drive Ready (Input, Active Low)
Drive Ready indicates that the currently selected drive is ready to Read, Write, or Seek. It must be asserted within 217 clocks after SELEN is asserted by the HDC. Once asserted by the selected drive, any negation of this line causes the current IOPB to be aborted. DREADY is ignored while SELEN is High.

FAULT — Fault (Input, Active High)
FAULT indicates a fault of the selected drive. Fault must be inactive as long as DREADY is active. If it is ever asserted by the selected drive, the current IOPB is aborted and the drive de-selected.

WRPROT — Write Protect (Input, Active High)
WRPROT is sampled after receipt of DREADY during any IOPB command which involves a write to the disk. It is ignored during "Read Only"-type commands.

SEEKCOM — Seek Complete (Input, Active High)
SEEKCOM indicates that the drive is on track and that the heads have settled (head settling applies only to floppy disk drives). This line is sampled and verified High before any seek is issued. A High indicates "Seek Complete." It is also used as an indication of head load completion for floppy drives.

STEP — Step (Output, Active High)
The HDC pulses the STEP line to move the head from one track to the next track. The width and spacing of pulses is programmable. This allows easy upgrades to higher performance drives.

DIRIN — Direction In (Output, Active High)
DIRIN indicates the direction the head should move on STEP pulses. When High, the head should move toward higher track numbers (In, or towards the disk spindle). When Low, it should move towards lower track numbers (Out).
RTZ — Return to Zero (Output, Active High)
A pulse on the RTZ output should recalibrate the head to track 0. Optionally, the HDC may recalibrate the drive by issuing STEP pulses until track 0 is reached (TRKO becomes active). The RTZ pulse has the same width as the STEP pulse. The drive should assert SEEKCOM as an indication of the completion of the requested recalibration.

TRKO — Track 0 (Input, Active High)
The selected drive should assert TRKO whenever the head is positioned over track 0.

HLD/HEADSEL<3> — Head Load/Head Select<3> (Output, Active High)
For floppy drives, this line functions as a head load signal. It is active as long as the head should be loaded. SEEKCOM is sampled eight clocks after the assertion of HLD. If Low, the HDC will then wait for it to go High. If High, the HDC assumes that the heads are already loaded. For hard disk drives, this line is the most significant bit of the head number.

HEADSEL<2:0> - Head Select (Output, Active High)
These lines output the lower three bits of the head number. The encoding is standard binary as follows:

RWC — Reduced Write Current (Output, Active High)
When the drive currently selected is configured for a floppy disk or ST506 interface, this line indicates that the head is positioned over an inner track where the Write Current should be reduced.

INDEX — Index (Input, Active High)
INDEX marks each revolution of the disk. The HDC only notes the Low to High transition. INDEX should be valid as long as DREADY is asserted.

AMC — Address Mark Control (Output, Active High)
The HDC asserts AMC in conjunction with RG or WG to command the data separator to write or detect address marks. When RG is asserted, the HDC wants the data separator to search for the next address/data mark. When WG is asserted, the HDC wants the data separator to write an address mark. In both cases, the data separator should acknowledge completion by asserting AMF.

AMF — Address Mark Found (Input, Active High)
The data separator asserts AMF to response to AMC.

RG — Read Gate (Output, Active High)
RG indicates that a disk read is in progress. It commands the Phase Locked Loop (PLL) of the data separator to lock the RD/REF CLK to the serial data from disk. This output changes synchronously with the RD/REF CLK.

WG — Write Gate (Output, Active High)
WG indicates that the HDC is writing to the disk. When WG is asserted disk data is strobed out synchronously with RD/REF CLK.

RD/REF CLK — Read/Reference Clock (Input)
RD/REF CLK is the clock for sampling read data and strobing out write data. It is assumed valid if the following conditions are met: SELEN = Low, DREADY = Low, SEEKCOM = High, and FAULT = Low. While valid, this clock should be free from any glitches.

RDDAT — Read Data (Input)
RDDAT is the NRZ data input from the disk. The HDC samples RDDAT with the rising edges of RD/REF CLK. Therefore, the data should be set up by the data separator at the falling edge of RD/REF CLK.

WRDAT — Write Data (Output)
WRDAT is the NRZ data output to the disk. Transitions occur on the falling edge of RD/REF CLK.

FAMD/ECCERR — Floppy Address Mark Detect/ECC Error (Input, Active High)
This signal indicates a data read error when external ECC is used. For single-density floppy formats, it indicates detection of a deleted data mark.

FAM<1:0>/ECC<1:0> — Floppy Address Mark/ECC Control (Output, Active High)
These dual-function lines either control external ECC (hard disk format, external ECC enabled) or indicate the type of address/data mark to be used (single- and double-density floppy formats, AMC High).

ECC Control:

00 = Idle
01 = Reset
11 = Generate
10 = Check

These states always proceed in the Gray code progression shown above: 00-01-11-10-00. The nominal state of the HDC is 00:Idle.

Floppy Address Mark:

Double-Density 00 = Index Address Mark (IAM)
XX = Data or Header Address Mark (DAM, IDA)

Single Density 00 = Index Address Mark (IAM)
01 = ID Address Mark (IDAM)
10 = Data Address Mark (DAM)
11 = Deleted Data Address Mark (DDAM)

Floppy Address Mark takes precedence over ECC Control.
MAXIMUM RATINGS (Above which the useful life may be impaired)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Condition</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage Temperature</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature Ambient Under Bias</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage to Ground Potential Continuous</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Voltage Applied to Outputs for High Output State</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Input Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

DC CHARACTERISTICS

\( T_A = 0 \text{ to } +70^\circ \text{C}, \quad V_{CC} = 5V \pm 5\% \)

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Description</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IL} )</td>
<td>Input Low Voltage</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{IH} )</td>
<td>Input High Voltage</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Output Low Voltage</td>
<td>( I_{OL} = 3.2mA )</td>
<td>2.0</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>Output High Voltage</td>
<td>( I_{OH} = -250\mu A )</td>
<td></td>
<td>2.4</td>
<td>V</td>
</tr>
<tr>
<td>( I_{i} )</td>
<td>Input Leakage Current</td>
<td>( V_{SS} \leq V_{i} \leq V_{CC} )</td>
<td></td>
<td>( \pm 10 )</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( I_{OZ} )</td>
<td>Output Leakage Current</td>
<td>( V_{CC} \leq V_{O} \leq V_{SS} + .40 )</td>
<td></td>
<td>( \pm 10 )</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Supply Current</td>
<td></td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>( C_{IN} )</td>
<td>Input Capacitance</td>
<td>Unmeasured pins returned to Ground, ( f = 1\text{MHz} ) over Specified Temperature Range</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>( C_{OUT} )</td>
<td>Output Capacitance</td>
<td></td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>( C_{iO} )</td>
<td>Bidirectional Capacitance</td>
<td></td>
<td></td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

**Standard Test Conditions**

**Standard Test Load**

**Open Drain Test Load**

**Input Waveform**
## SYSTEM CLOCK AND RD/REFCLK

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>tCPH</td>
<td>System Clock High Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>tCPL</td>
<td>System Clock Low Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>tCPC</td>
<td>System Clock Cycle Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>tDCPH</td>
<td>Disk Clock High Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>tDCPL</td>
<td>Disk Clock Low Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>tDCPC</td>
<td>Disk Clock Cycle Time</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Diagrams

1. **CLK**
   - VSH
   - VIL
   - 1
   - 2
   - 3

2. **RD/REFCLK**
   - VSH
   - VIL
   - 4
   - 5
   - 6
   - 7
   - 8
### Disk Data Read

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>21</td>
<td>tDRGA</td>
<td>RD/REFCLK to RG Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>tDRGI</td>
<td>RD/REFCLK to RG Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>tRGDW</td>
<td>RG Dwell</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>tAMCRG</td>
<td>AMC to RG</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>tDAMCA</td>
<td>RD/REFCLK to AMC Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>tDAMCI</td>
<td>RD/REFCLK to AMC Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>tAMCAMF</td>
<td>AMC Active to AMF Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>tSUAMF</td>
<td>AMF Setup to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>tDAMCAMF</td>
<td>AMC Inactive to AMF Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>tDATSCC</td>
<td>Data Setup to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>tDATHD</td>
<td>Data Hold to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>tSUAMF</td>
<td>FAM (1:0) Setup to AMC Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>tHDFAM</td>
<td>FAM (1:0) Hold to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>tHDFAMD</td>
<td>FAM (1:0) Change to FAMD Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>tDFAMDI</td>
<td>RD/REFCLK to FAMD Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>tAMCDW</td>
<td>AMC Dwell</td>
<td></td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>tSUBCC</td>
<td>ECC (1:0) Change to RD/REFCLK Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>38</td>
<td>tHDECC</td>
<td>RD/REFCLK to ECC (1:0) Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>tSUFAMD</td>
<td>FAMD Setup to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Timing Diagram

- **RD/REFCLK**
  - tDRGA: RD/REFCLK to RG Active
  - tDRGI: RD/REFCLK to RG Inactive
  - tRGDW: RG Dwell
  - tAMCRG: AMC to RG
  - tDAMCA: RD/REFCLK to AMC Active
  - tDAMCI: RD/REFCLK to AMC Inactive
  - tAMCAMF: AMC Active to AMF Active
  - tSUAMF: AMF Setup to RD/REFCLK
  - tDAMCAMF: AMC Inactive to AMF Inactive
  - tDATSCC: Data Setup to RD/REFCLK
  - tDATHD: Data Hold to RD/REFCLK
  - tSUAMF: FAM (1:0) Setup to AMC Active
  - tHDFAM: FAM (1:0) Hold to RD/REFCLK
  - tHDFAMD: FAM (1:0) Change to FAMD Inactive
  - tDFAMDI: RD/REFCLK to FAMD Inactive
  - tAMCDW: AMC Dwell
  - tSUBCC: ECC (1:0) Change to RD/REFCLK Setup
  - tHDECC: RD/REFCLK to ECC (1:0) Hold
  - tSUFAMD: FAMD Setup to RD/REFCLK

- **RG**
  - tDRGA: RD/REFCLK to RG Active
  - tDRGI: RD/REFCLK to RG Inactive
  - tRGDW: RG Dwell

- **AMC**
  - tAMCRG: AMC to RG
  - tDAMCA: RD/REFCLK to AMC Active
  - tDAMCI: RD/REFCLK to AMC Inactive
  - tAMCAMF: AMC Active to AMF Active

- **AMF**
  - tSUAMF: AMF Setup to RD/REFCLK
  - tHDFAM: FAM (1:0) Hold to RD/REFCLK
  - tHDFAMD: FAM (1:0) Change to FAMD Inactive
  - tDFAMDI: RD/REFCLK to FAMD Inactive

- **ECC (1:0)**
  - tSUBCC: ECC (1:0) Change to RD/REFCLK Setup
  - tHDECC: RD/REFCLK to ECC (1:0) Hold

- **FAM (1:0)**
  - tSUFAMD: FAMD Setup to RD/REFCLK

- **FAMD**
## DISK DATA WRITE

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>40</td>
<td>tDWG</td>
<td>RD/REFCLK to WG Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>tWGDW</td>
<td>WG Dwell</td>
<td></td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>tWGAMC</td>
<td>WG Active to AMC Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>tSUWD</td>
<td>Write Data Setup to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>tHDWD</td>
<td>Write Data Hold from RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>tSUFD</td>
<td>FAM (1 : 0) Setup to AMC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>tHFAM</td>
<td>FAM (1 : 0) Hold to AMC Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>tHDFAM</td>
<td>RD/REFCLK to ECC (0 : 1) Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>48</td>
<td>tSUBCC</td>
<td>ECC (1 : 0) Setup to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Diagram Description

- **RD/REFCLK**: Represented by a periodic wave pattern.
- **WG**: Activation and deactivation of the write gate (WG).
- **AMC**: Activation and deactivation of the AMC (Active Magnetic Clamping).
- **AMF**: Activation and deactivation of the AMF (Active Magnetic Field).
- **WRDAT**: Write Data patterns (BIT 7 to BIT 0).
- **ECC (1 : 0)**: Error Correction Code (ECC) signals for RD/REFCLK (0 : 1) Hold.
- **FAM (1 : 0)**: FAM (1 : 0) signals.
**EXTERNAL ECC INTERFACE**

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>55</td>
<td>tECCHD</td>
<td>ECC (1 : 0) Hold to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>tECCSU</td>
<td>ECC (1 : 0) Setup to RD/REFCLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>tERRSU</td>
<td>ERR Setup to Last RD/REFCLK (In Post 2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>tERRHD</td>
<td>ERR Hold to Last RD/REFCLK (In Post 2)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**DISK INTERFACE**

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>60</td>
<td>tDRSU</td>
<td>DRIVESEL (1 : 0) Setup to SELEN Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>61</td>
<td>tPCSU</td>
<td>PCEN/SD Setup to SELEN Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>62</td>
<td>tSELDRDY</td>
<td>SELEN Active to DREADY Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>63</td>
<td>tFLTSU</td>
<td>Fault to DREADY Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>tWPSU</td>
<td>WRITEPROT to DREADY Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>65</td>
<td>tDSHD</td>
<td>SELEN Inactive to DRIVESEL (1 : 0) Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>66</td>
<td>tDRDYHD</td>
<td>SELEN Inactive to DREADY Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>67</td>
<td>tFLTHD</td>
<td>SELEN Inactive to FAULT Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>68</td>
<td>tWPHD</td>
<td>SELEN Inactive to WRITEPROT Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>69</td>
<td>tPCHD</td>
<td>PCEN/SD Hold</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## DISK INTERFACE

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>75</td>
<td><code>IDIRSU</code></td>
<td>DIRIN Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>76</td>
<td><code>ISTPWD</code></td>
<td>STEP High Width</td>
<td></td>
<td>User Programmable</td>
</tr>
<tr>
<td>77</td>
<td><code>ISTLW</code></td>
<td>STEP Low Width</td>
<td></td>
<td>User Programmable</td>
</tr>
<tr>
<td>78</td>
<td><code>ISKSU</code></td>
<td>SEEKCOM Setup to STEP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>79</td>
<td><code>ISTPSK</code></td>
<td>STEP Low to SEEKCOM Low</td>
<td></td>
<td></td>
</tr>
<tr>
<td>80</td>
<td><code>ITRKS</code></td>
<td>TRK0 to SEEKCOM Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>81</td>
<td><code>ISKDIRI</code></td>
<td>SEEKCOM to DIRIN Inactive Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>82</td>
<td><code>IRTZSK</code></td>
<td>RTZ Low to SEEKCOM Low</td>
<td></td>
<td></td>
</tr>
<tr>
<td>83</td>
<td><code>IRTZTRK</code></td>
<td>RTZ Active to TRK0 Invalid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>84</td>
<td><code>IRTZWD</code></td>
<td>RTZ Pulse Width</td>
<td></td>
<td>User Programmable</td>
</tr>
<tr>
<td>85</td>
<td><code>ISELSK</code></td>
<td>SELEN Invalid to SEEKCOM Invalid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>86</td>
<td><code>ISELTRK</code></td>
<td>SELEN Invalid to TRK0 Invalid</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Diagram](image_url)
<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>tHHRW</td>
<td>BHE to RD, WR Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>tHADD</td>
<td>Address Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>102</td>
<td>tHCS</td>
<td>CS Hold Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>103</td>
<td>tSUADD</td>
<td>Address Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>104</td>
<td>tNRDY</td>
<td>READY Negate Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>105</td>
<td>tCSRD</td>
<td>CS, BHE, to RD Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>106</td>
<td>tRRDY</td>
<td>READY Response Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>107</td>
<td>tHSTB</td>
<td>Strobe Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>108</td>
<td>tRRCV</td>
<td>Read Recovery</td>
<td></td>
<td></td>
</tr>
<tr>
<td>109</td>
<td>tDATON</td>
<td>Data Turn On</td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>tSUDAT</td>
<td>Data Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>tDATOFF</td>
<td>Data Turn-Off</td>
<td></td>
<td></td>
</tr>
<tr>
<td>112</td>
<td>tCSWR</td>
<td>CS, BHE, to WR Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>113</td>
<td>tSTBWR</td>
<td>WR Strobe Width</td>
<td></td>
<td></td>
</tr>
<tr>
<td>114</td>
<td>tWRCV</td>
<td>Write Recovery</td>
<td></td>
<td></td>
</tr>
<tr>
<td>115</td>
<td>tSUDATW</td>
<td>Data Write Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>116</td>
<td>tHDDATW</td>
<td>Data Write Hold</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### BUS MASTER READ

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>120</td>
<td>tDALE</td>
<td>CLK to ALE Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>121</td>
<td>tWALE</td>
<td>ALE Pulse Width</td>
<td></td>
<td></td>
</tr>
<tr>
<td>122</td>
<td>tADDHD</td>
<td>Address (15 : 0) Hold Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>123</td>
<td>tADD</td>
<td>CLK to Address (15 : 0) Valid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>124</td>
<td>tSUADD</td>
<td>Address (15 : 0) Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>125</td>
<td>tADD</td>
<td>CLK to Address (15 : 0) Invalid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>126</td>
<td>tDRD</td>
<td>CLK to RD Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>127</td>
<td>tVCNTL</td>
<td>CLK to BHE, DT/R Valid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>tDDEN</td>
<td>CLK to DEN Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>129</td>
<td>tDEN</td>
<td>CLK to DEN Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>130</td>
<td>tSUDAT</td>
<td>Data In Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>131</td>
<td>tHDDAT</td>
<td>Data In Hold</td>
<td></td>
<td></td>
</tr>
<tr>
<td>132</td>
<td>tRD</td>
<td>CLK to RD Negate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>133</td>
<td>tCNTL</td>
<td>BHE, DT/R Negate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>134</td>
<td>tSURBY</td>
<td>SREADY Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>135</td>
<td>tHDRDY</td>
<td>SREADY Hold</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### BUS MASTER WRITE

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>136</td>
<td>tDOO</td>
<td>Data Out Invalid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>137</td>
<td>tSUDT</td>
<td>Data Out Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>138</td>
<td>tOWR</td>
<td>CLK to WR Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>139</td>
<td>tHDWR</td>
<td>CLK to WR Inactive</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### AREADY

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>140</td>
<td>tARSU</td>
<td>AREADY Setup to CLK Low</td>
<td></td>
<td></td>
</tr>
<tr>
<td>141</td>
<td>tARHD</td>
<td>AREADY Hold to CLK Low</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### BUS REQUEST

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>150</td>
<td>tDBR</td>
<td>CLK to BREQ Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>151</td>
<td>tDBA</td>
<td>BACK to CLK Setup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>152</td>
<td>tDDTR</td>
<td>CLK to DT/R Valid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>153</td>
<td>tDCNTL</td>
<td>CLK to BHE, RD and DEN Valid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>154</td>
<td>tDWR</td>
<td>CLK to WR Valid</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### BUS RELEASE

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>155</td>
<td>tBREQ</td>
<td>CLK to BREQ Inactive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>156</td>
<td>tIDTR</td>
<td>CLK to DT/R Invalid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>157</td>
<td>tICNTL</td>
<td>CLK to BHE, RD, and DEN Invalid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>158</td>
<td>tIWR</td>
<td>CLK to WR Invalid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>159</td>
<td>tSBA</td>
<td>BACK to CLK Setup</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
PREEMPTIVE BUS RELEASE

UPPER ADDRESS LATCH

<table>
<thead>
<tr>
<th>Number</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>160</td>
<td>DALEN</td>
<td>CLK to ALEN Active</td>
<td></td>
<td></td>
</tr>
<tr>
<td>161</td>
<td>WALEN</td>
<td>ALEN Pulse Width</td>
<td></td>
<td></td>
</tr>
<tr>
<td>162</td>
<td>DADDH</td>
<td>AD (15 : 0) Hold Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>163</td>
<td>DADD</td>
<td>CLK to AD (15 : 0) Valid</td>
<td></td>
<td></td>
</tr>
<tr>
<td>164</td>
<td>SUADD</td>
<td>AD (15 : 0) Setup Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>165</td>
<td>IADD</td>
<td>CLK to AD (15 : 0) Invalid</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Am9581
Floppy/Hard Disk Data Separator
ADVANCED INFORMATION

DISTINCTIVE CHARACTERISTICS

• On-chip Phase-Locked-Loop (PLL)
• On-chip MFM/FM Encoder/Decoder
• Supports: 4 to 16Mbits/sec MFM data rates for Hard Disks
  125 to 500Kbits/sec Single Density (FM) and
  250K to 1Mbit/sec Double Density (MFM) for Floppy Disks

• On-chip Write Pre-compensation
• On-chip Address Mark Generation/Detector
• Provides Clock extracted from the input data for Run-Length-Limited codes

GENERAL DESCRIPTION

The Am9581 Floppy/Hard Disk Data Separator (DDS) is a single-chip solution to several functions associated with reading and writing information to disk drive memory systems. The Am9581 is divided into three sections: read, write, and control.

The read section contains an on-board Phase-Locked-Loop (PLL) to provide a clock signal that tracks the FM/MFM serial data read off the disk. This data is then fed into the MFM/FM decoder to be converted into NRZ data. Also in this section is the Address Mark Detector for both floppy and hard disks.

The write section contains an encoder to serialize NRZ data and its reference clock into a single bit stream of data (MFM or FM) to store on the disk. Also in the write section are the Address Mark Generation and the Write Pre-compensation sections. Each sector on a disk contains several Address Marks. These enable the controller to identify sector types, sector numbers and data fields. The Write Pre-compensation section is used to overcome the problem of bit-shifting caused by the method of storage on the media.

The control section handles mainly the drive select and also the head loading logic for floppy disks.

Used in conjunction with the Am9580 Hard Disk Controller (HDC) the chip set provides the total solution for ST-506 and ST-412HP disk interface.
Figure 2. DDS Block Diagram

Notes:
*3-State-Output
**Bidirectional, resistor pull up
PIN DESCRIPTION

WRITE SECTION

PCEN/S(Đ)  Pre-Compensation Enable/Single (Double) Density (Input)
This pin has two functions which are multiplexed. When a drive is selected (SELEN going from HIGH to LOW) the logic level on PCEN/S(Đ) is stored internally. A HIGH causes single density operation. A LOW causes double density operation. If the F/H pin is LOW, then double density or RLL hard disk operation occurs depending on FAM0 and FAM1.

During a Write operation a HIGH causes data pre-compensation to take place; otherwise the data is uncompensated. If single density has been selected when SELEN goes LOW, then PCEN has no effect and the data is always uncompensated.

PCDLY1  Pre-Compensation Delay (Inputs)
The ratio of resistors (RpC1, RpC2) connected between PCDLY1 and PCDLY2 pins and VCC sets the pre-compensation delay. The range of pre-compensation delay can be set by the user from 1% to 20% of the bit cell time with an accuracy of ±5% of the chosen value or 1ns, whichever is greater using 1% resistors. The minimum precomp delay that can be set is 2ns.

PCDLY2  Pre-Compensation Delay (Inputs)
The ratio of resistors (RpC1, RpC2) connected between PCDLY1 and PCDLY2 pins and VCC sets the pre-compensation delay. The range of pre-compensation delay can be set by the user from 1% to 20% of the bit cell time with an accuracy of ±5% of the chosen value or 1ns, whichever is greater using 1% resistors. The minimum precomp delay that can be set is 2ns.

WTDATA  Write Data (Input)
NRZ data is applied to this input pin for FM or MFM encoding.

WTCLK  Write Clock (Input)
Write Clock is used to synchronize the NRZ write data for magnetic recording. This pin is normally connected to the RD/REFCLK output pin. The user should note that the NRZ input data must meet setup and hold requirements to the write clock. Skew may be compensated by connecting the write clock to the delayed RD/REFCLK.

WG  Write Gate (Input)
When HIGH, this line enables the WRITE CHANNEL so that writing data onto the disk is made possible. When both WG and RG (Read Gate) are HIGH, a fault condition is generated causing the FLTOUT line to go to HIGH.

FAM1, FAM0  Floppy Address Mark Select Bits (Inputs)
These two input bits are used to select the desired Address Mark related to floppies. These bits are further qualified by F/H (Floppy/Hard Disk input select bit) and S/(Đ) inputs. These lines are also used to setup the chip for use with RLL codes as shown in Table 1 (see page 10).

F/H  Floppy/Hard Disk Select (Input)
When this pin is tied HIGH, the DDS chip is selected for use with single or double density floppies. When tied LOW, the DDS is selected for hard disks. This input line is also used to select the Address Marks for floppies or hard disks. The selection criteria is listed in Table 1.

MFM/FM WRITE DATA  Write Data (Output, 3-State)
Encoded output data used for the actual recording process. MFM format is used for most hard disk and double density floppies and FM is used for single density floppies. This line is 3-stated when none of the drives connected to the DDS are selected.

READ SECTION

RG  Read Gate (Input)
A HIGH on this pin enables the READ CHANNEL so that processing of the read back data using the data Phase-Locked-Loop (PLL) can proceed. If both RG and WG are active, a fault condition is generated, causing FLTOUT to go HIGH.

MFM/FM READ DATA  Read Data (Input)
The input to this pin is the MFM/FM encoded information read back from the disk. The Data Separator chip separates the clock and the data information from this MFM/FM data and restores it to the original NRZ format.

X1, X2  Reference Frequency (Inputs)
These two input pins are for connections to an external crystal. An external TTL level clock source can be used instead and tied to the X1 pin. The frequency of the crystal to be used for various modes of operation is shown in Table 1. The XTAL frequency is divided down internally to produce the necessary 1f and 2f frequencies. (The 2f reference clock is used internally only for FM encoding.)

AMC  Address Mark Control (Input)
This control input line is used to generate and write the Address Marks during a WRITE operation (with WG) and detect the Address Marks during a READ operation (with RG).

AMF  Address Mark Found (Output, 3-State)
Becomes active in response to an active AMC to indicate that the selected type of Address Marks specified in Table 1 have been found during a read and that an Address Mark of appropriate type has been written during a write. The line is 3-stated when none of the drives connected to the DDS are selected.

FDDAM  Floppy Deleted Data Address Mark (Output, 3-State)
For single density floppies, this output pin indicates the detection of a deleted Data Address Mark. During Read operations, this status signal is generated by the Am9581 only when a request is made by the HDC. For MFM hard disks and double density floppies, this pin will always be LOW when the DDS is selected. This pin is 3-stated when none of the drives connected to DDS are selected. In RLL hard disk mode, this pin is used to output 2f clock synchronous with RDDATA.

RDDATA  NRZ Read Data (Output, 3-State)
This line contains the binary NRZ data decoded from the MFM/FM READ DATA. In RLL mode, the input data on the MFM/FM READDATA pin is passed directly out to the RDDATA output without any decoding taking place.
RD/REFCLK
Read/Reference Clock (Output, 3-State)
Read/Reference clock is synchronously multiplexed such that during a READ operation, the clock source is the RDCLK which is derived from the MFM/FM READ DATA bit stream. When not doing a valid READ operation, the clock source is derived from the input to pins X1 and X2. The switching from RDCLK to REFCLK is a glitch-free operation. The pin is 3-stated when none of the drives connected to DDS are selected. For RLL hard disks, this pin always outputs REFCLK.

CFIL
Filter Capacitor (Input)
The filter capacitor for the reference PLL is connected between this pin and ground.

CONTROL SECTION

HDLD
Head Load (Input)
This input pin is applicable to floppy drives only and is used for controlling the head loading (when HIGH) and unloading (when LOW) mechanism.

HDLDOU T
Head Load to Drive (Output, 3-State)
This is the Head Load signal to the floppy drive. When HDLD from the controller chip goes HIGH, HDLDOU T goes HIGH immediately. When HDLD goes LOW, there is a delay (set by HDLDDL Y) before HDLDOU T goes LOW. Refer to the timing diagram of Figure 3 for the different cases involving the HDLDOU T signal.

HDLDDL Y
Head Load Delay (Input)
A resistor Rx connected between this input pin and VCC, and a capacitor Cx connected between this input pin and ground establish a time delay (selected by user) associated with the unloading of the head in floppy drives. This time delay is necessary so that a drive may be deselected and selected again without unloading and reloading the head. The user may set the time delay from a minimum of 5ms to a maximum of 500ms with a maximum tolerance of 0.5ms or ±5%, whichever is larger.

SELEN
Select Enable (Input)
An active LOW signal to this pin enables the drive specified by the drive select bits DS1, DS0. The falling edge of SELEN along with the status of the PCEN/S(O) pin determines single or double density operation for floppy drives.

DS0, DS1
Drive Select (Inputs)
These two pins specify the selection of up to four drives, as indicated below:

<table>
<thead>
<tr>
<th>DS1</th>
<th>DS0</th>
<th>SEL PIN ACTIVATED</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOW</td>
<td>LOW</td>
<td>SEL0</td>
</tr>
<tr>
<td>LOW</td>
<td>HIGH</td>
<td>SEL1</td>
</tr>
<tr>
<td>HIGH</td>
<td>LOW</td>
<td>SEL2</td>
</tr>
<tr>
<td>HIGH</td>
<td>HIGH</td>
<td>SEL3</td>
</tr>
</tbody>
</table>

SEL0-SEL3
Select0-3 (Bidirectional, Resistor Pull-Up)
These four output lines are the decoded DS1, DS0 bits used to select up to four drives. When a particular SEL pin is grounded the DDS will not acknowledge a request for this drive from the HDC (all interface lines to the HDC will be tri-stated). In a typical floppy/Winchester disk drive system with 2 DDS's each attached to 2 drives, the two remaining SEL lines are grounded. In the example on page 17, one DDS interfaces with drives 2 and 3 and has SEL0 and SEL1 grounded. Grounding the 2 SEL lines prevents this DDS from acknowledging requests for drives 0 and 1.

DACk0-DACK3
Drive Acknowledge (Schmitt Trigger Inputs)
These input pins reflect the response of an individual drive, acknowledging that it has been selected. Therefore these inputs are used with the SEL0-SEL3 status to test whether the drive that acknowledged is the one being selected; otherwise, a fault condition will be detected.

READY
Ready (Schmitt Trigger Input)
This input pin indicates that the drive selected is ready to READ, WRITE, or SEEK (access a track).

DREADY
Drive Ready (Output, 3-State)
This status output pin is used to indicate that the selected drive is ready to READ, WRITE or SEEK. When a fault condition is sensed by the F/HDDS this line is set LOW so that the controller can detect the fault by sensing FLTOUT. The line is 3-stated if none of the drives connected to F/HDDS are selected.

FAULT
Fault (Schmitt Trigger Input)
This pin indicates a fault condition when selecting a drive or in the drive itself. An active FAULT is considered only after the Drive Acknowledge bit corresponding to the drive selected is active LOW.

FLTOUT
Fault Out (Output, 3-State)
This output pin is a status output of the fault detection logic. The fault conditions detected are:

1. WG and RG both active.
2. Active FAULT from the selected drive.
4. More than one drive acknowledge in response to a drive selection.

The pin is 3-stated when none of the drives connected to F/HDDS are selected.

SEEKCOMP
Seek Complete (Schmitt Trigger Input)
This input line indicates that a SEEK operation has successfully been completed and that the head has settled on the desired track. This signal is generated by the drive.

SEEKCOMP
Seek Complete (Output, 3-State)
This status output line is the same as SEEKCOMP for Hard Disk mode. In Floppy mode this output is driven by the Head Load Delay logic (see functional description for details). The line is 3-stated if none of the drives connected to F/HDDS are selected.

GND1-GND3
Ground

VCC1-VCC3
Power Supply (±5V)

TEST CLK, TEST MODE
These two lines are used to test the chip logic independent of the PLL.

42
FUNCTIONAL DESCRIPTION

The Am9581 simplified block diagram shown in Figure 2 is divided into three sections—(1) the CONTROL section, (2) the WRITE section, and (3) the READ section. The WRITE section and the READ sections are independent of each other and under the supervision of the CONTROL section. The functions of each section are described below.

CONTROL SECTION

This section consists of the HEAD LOAD LOGIC, DRIVE SELECT DECORATOR, and the FAULT DETECT LOGIC. The HEAD LOAD LOGIC is enabled only if the DDS is to be used in floppy disk drives. The HEAD LOAD LOGIC block controls the loading and unloading of the floppy disk drive head as specified in the timing diagram of Figure 3. Each of the three operations is described below.

Normal Operation

The controller selects a drive by asserting SELEN LOW, causing one of the SEL0-3 lines to be asserted. Once the drive is selected, the controller can request the DDS to load the head by asserting HLDL. The DDS responds with HLDLOUT going HIGH and asserts SEEKCOMP after a time delay (tHDLDDL) set by the resistor Rx and the capacitor Cx at the HLDLDDL pin. This time delay set by the user is to accommodate the settling time associated with the head loading and unloading: tHDLDDL can be calculated as \(1.1 \times \frac{R_x}{C_x} \leq 5\%\).

To deselect the drive, the controller drives SELEN HIGH and HLDL LOW. The actual deselection of the drive and the unloading of the head do not occur until after tHDLDDL.

Same Drive Reselected

The selection of the drive and the loading of the head is the same as described in the normal operation. However, if the same drive (DRIVE 0) is deselected and selected again within the time interval defined by tHDLDDL, then the head can remain loaded (HLDLOUT remaining HIGH). In this case, a different track can be accessed while the head remains loaded.

Different Drive Selected

When a drive (DRIVE 0 for example) is deselected and then a different drive (DRIVE 1) is selected during the time interval tHDLDDL, HLDLOUT will remain HIGH. This means that the head of the newly selected drive will be loaded automatically as shown in Figure 3.

Hard disk drives do not have head loading/unloading mechanism since the heads are basically floating when the drive is running. (When a hard disk drive is not running, the heads are in contact with the disk in a specified area called the landing zone.) Each time a different track is to be accessed, a hard disk drive is said to be in SEEK mode. When the desired track is found, the drive issues an active SEEKCOMP. This status is indicated to the controller by the Am9581 as an active SEEKCOMP.

WRITE SECTION

FM/MFM Encoding

The serial NRZ data pattern is transformed into pulses that occur in a time window specified as the bit cell time. The bit cell time is derived from a very stable reference frequency which can be labeled as the WTCLK. The encoding process takes place during a write operation—i.e., WG is HIGH and RG is LOW. The result of the encoding process is the transformation of the NRZ data and its reference clock into a single bit stream consisting of a CLOCK and/or a DATA pulse for each bit cell depending upon the NRZ value within the bit cell time.

For FM encoding, a CLOCK pulse is always inserted at the beginning of the bit cell. When NRZ data is "1" during the bit cell time, a DATA pulse is inserted in the middle of the bit cell; otherwise no DATA pulse is inserted. Therefore, for FM encoding a CLOCK pulse and a DATA pulse can both be present within the bit cell time (which is 4\(\mu\)s for single density floppy running at 250Kbit/sec).

In MFM encoding, when the NRZ data is "11" during the bit cell time, a data pulse is inserted in the middle of the bit cell. If the NRZ data is "00" during the bit cell time, no data pulse is inserted. However, unlike FM, the clock pulses are not automatically inserted at the beginning of each bit cell. The clock pulses are inserted at the beginning of a bit cell if and only if the NRZ data is '0' during the current bit cell as well as the previous bit cell. Otherwise, no clock pulses are written (see Figure 4). Therefore, in MFM, only a CLOCK pulse or a DATA pulse can be present within the bit cell time (which is 2\(\mu\)s for a 500Kbit/sec double density floppy and 200ns for a 5Mbit/sec hard disk drive). FM and MFM encoding are shown in Figure 4.

Address Mark Generation

Each sector on the disk contains several Address Marks. These enable the controller to identify sector types, sector numbers, and data fields. So that the Address Marks are unique and always distinguishable from all possible data patterns, the encoding rules (either for FM or MFM) are deliberately violated when an Address Mark is written. This is done by deleting some of the clock bits in the encoded clock/data pattern. When a sector is read back from the disk, these missing clocks are identified, and then the controller is assured that correct synchronization has taken place. The F/HDDS will generate all the standard IBM Address Marks for floppy (IBM format) and Winchester (ST500/SA1000 formats). AMC (ADDRESS MARK CONTROL) is sampled on the rising edge of WTCLK when a WRITE operation is taking place. An Address Mark is then inserted, AMF (ADDRESS MARK FOUND) is brought HIGH in acknowledgment.

The type of Address Mark generated is dependent on FAM0, FAM1, and the operating mode, i.e., floppy or hard, and single or double density. The type of Address Mark selected is listed in Table 1.
Figure 3. Floppy Timing Sequence

a) Normal Operation

b) Same Drive Reselected

c) Different Drive Selected

*This timeout starts from the falling edge of SELEN or rising edge of HDLD, whichever occurs later.
Figure 4. FM vs MFM Encoding – MFM encoding doubles the bit density on the disk by replacing clock bits (C) used in FM encoding with data bits (D). MFM encoding reduces the bit cell by 1/2.

FM ENCODING

NRZ DATA PATTERN

FM ENCODED DATA

FLUX TRANSITIONS

DATA WINDOW

FM DECODED DATA

MFM ENCODING

NRZ DATA PATTERN

MFM ENCODED DATA

FLUX TRANSITIONS

DATA WINDOW

MFM DECODED DATA
The different Address Marks listed below are formed by combinations of the Hexadecimal Data and Clock Patterns.

### SINGLE DENSITY FLOPPY

<table>
<thead>
<tr>
<th>Type</th>
<th>Data Pattern</th>
<th>Clock Pattern</th>
<th>Number of Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>IXAM</td>
<td>FC</td>
<td>D7</td>
<td>1</td>
</tr>
<tr>
<td>IDAM</td>
<td>FE</td>
<td>C7</td>
<td>1</td>
</tr>
<tr>
<td>DAM</td>
<td>FB</td>
<td>C7</td>
<td>1</td>
</tr>
<tr>
<td>DDAM</td>
<td>FB</td>
<td>C7</td>
<td>1</td>
</tr>
</tbody>
</table>

### DOUBLE DENSITY FLOPPY

*Note: The ID Address Marks and Data Address mark for double density floppy and hard disks are normally qualified by an extra byte following the Address Mark. However, these extra bytes are normally encoded (no missing clocks), which the controller can easily detect during a READ operation.

<table>
<thead>
<tr>
<th>Type</th>
<th>Data Pattern</th>
<th>Clock Pattern</th>
<th>Number of Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>IXAM</td>
<td>C2</td>
<td>14</td>
<td>3</td>
</tr>
<tr>
<td>DAM and IDAM</td>
<td>A1</td>
<td>0A</td>
<td>3</td>
</tr>
</tbody>
</table>

### HARD DISK

![Double Density Floppy Chart]

<table>
<thead>
<tr>
<th>Type</th>
<th>Data Pattern</th>
<th>Clock Pattern</th>
<th>Number of Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAM and IDAM</td>
<td>A1</td>
<td>0A</td>
<td>1</td>
</tr>
</tbody>
</table>

**Write Pre-Compensation**

Bit shifting is a phenomenon caused by the flux changes stored on the disk interacting with each other. Its effect is to make nearby flux changes move away from each other creating a timing uncertainty which can cause errors when data is read. This phenomenon is much worse on the inside tracks of a disk, because the flux changes are closer together. To overcome this data interaction, the WRITE DATA stream is pre-compensated, i.e., the direction of each bit shift is anticipated and the bit is moved in the other direction by the Am9581 before being written. When PCEN is HIGH, pre-compensation is enabled and each bit will be made either EARLY, NOMINAL, or LATE, depending on its interaction with its neighbors. (In FM mode PCEN has no effect). The amount of time shift between NOMINAL and LATE is set by two external resistors on the PCDLY pins. The pre-compensation is shown in Figure 5.

For RLL codes, NRZ to RLL encoding, write pre-compensation and address mark detection have to be performed by an external circuit.

**Read Section**

The read section of Am9581 consists of a data Phase-Locked-Loop (PLL), Window Logic, Sync Field Detector, Address Mark Detector, MFM/FM Decoder, Synchronized Multiplexer, crystal controlled oscillator, a reference PLL, and a divide by N counter as shown in Figure 2.

**Data Phase-Locked-Loop (PLL)**

The main function of the data PLL is to provide a clock signal (shown as 2f in Figure 2) that closely tracks the FM/MFM serial data read off the disk. The 2f signal is then used by the window logic to generate clock and data windows.

When the chip is in the write mode (WG active), the data PLL is synchronized to the REFCLK derived from the XTAL oscillator and the reference PLL. When the data is read from the disk (RG active), the data PLL is locked to the data stream from the disk.

**The Window Logic**

The main function of the window logic is to generate clock and data windows using the 2f signal provided by the data PLL. When the Read Gate (RG) is asserted, the window logic assigns clock and data windows arbitrarily.

**The Sync Field Detector**

The sync field detector looks for the sync field consisting of 8 consecutive pulses in clock windows. When this pattern is detected, the COUNT 8 signal is activated, freezing the window polarity. If the sync pattern is not found, the window logic flips the window polarities so that the sync detector can continue to look for the sync pattern. The apparent sync field ending is seen as a pulse in the data window. This action arms an address mark timeout, i.e., after 8 bit cells (or 24 for double density floppy) an address mark must be found or the state machine is reset back to the lowest level of search—looking for 8 apparent zeros.

**Address Mark Detector**

The detection of various address marks for floppies and hard disks is performed by this section. The type of address mark to be detected is determined by the signals S/D, F/H, FAM0 and FAM1 as shown in Table 1. In response to an active AMC, AMF will be asserted to indicate that the desired address mark has been found during a read or an appropriate address mark has been written during a write. FDDAM is asserted in the FM floppy mode upon detection of a floppy deleted data address mark during a read.

**MFM/FM Decoder**

The MFM/FM decoder converts the incoming MFM/FM data to NRZ data. If an MFM/FM pulse occurs in a data window, the NRZ data is decoded as a "1." If no pulse occurs in the data window, the NRZ data is decoded as a "0."

**SYNC MUX**

The SYNC MUX is a synchronized multiplexer that outputs either the REFCLK derived from the XTAL oscillator and the reference PLL or the RDCLK derived from disk data. The multiplexer outputs REFCLK while writing and also while reading until a sync field has been detected. Once the sync is detected, it switches over to RDCLK without any glitches. For RLL hard disks, the output is always REFCLK.

**XTAL Oscillator, Reference PLL and Divide by N Counter**

The XTAL oscillator, the reference PLL and the divide by N counter provide REFCLK to the SYNC MUX. This clock is also used in the data PLL to prevent VCO from drifting off from the center of its tuning range while it is not reading data off the disk. The appropriate divide ratio is selected internally as shown in Table 1.
WRITE PRE-COMPENSATION

Pre-compensation is for the MFM case only. FM does not require pre-compensation. The bit to be written is shifted early or late with respect to a nominal delay. The nominal delay is selected when data is to be written on time. Action to be taken is made by examining a 7-bit register.

![Diagram of write pre-compensation](image)

05309A-5
### TABLE 1.

<table>
<thead>
<tr>
<th>F/H</th>
<th>PCEN/S(D)</th>
<th>FAM₁</th>
<th>FAM₀</th>
<th>Address Mark Selected</th>
<th>Mode</th>
<th>XTAL FREQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Index (IXAM)</td>
<td>FM Floppy</td>
<td>32 x Bit Rate FREQ</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>ID (IDAM)</td>
<td>FM Floppy</td>
<td>16 x Bit Rate FREQ</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Data (DAM)</td>
<td>FM Floppy</td>
<td>16 x Bit Rate FREQ</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Deleted Data (DDAM)</td>
<td>FM Floppy</td>
<td>16 x Bit Rate FREQ</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Index (IXAM)</td>
<td>MFM Floppy</td>
<td>Bit Rate FREQ</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>ID or Data</td>
<td>MFM Floppy</td>
<td>Bit Rate FREQ</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>Normal A1 Address Mark</td>
<td>MFM Hard Disk</td>
<td>Bit Rate FREQ</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>Any Apparent Address Mark</td>
<td>Dump Clock** – Hard Disk</td>
<td>Code Rate FREQ*</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>None</td>
<td>RLL Hard Disk</td>
<td>Code Rate FREQ*</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>Any Apparent Address Mark</td>
<td>Dump Data – Hard Disk</td>
<td>Bit Rate FREQ</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Any Apparent Address Mark</td>
<td>Dump Data – Floppy Disk</td>
<td>16 x Bit Rate FREQ</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Any Apparent Address Mark</td>
<td>Dump Clock – Floppy Disk</td>
<td>16 x Bit Rate FREQ</td>
</tr>
</tbody>
</table>

*Code Rate Frequency = "2F" frequency of PLL.

**Dump is a mode whereby data (or clock) is passed to the HDC on an apparent START of Address Mark (end of apparent SYNC field). This is to enable the recovery of sectors which could not otherwise be read due to corruption of the Address Mark.

### DUMP MODE

![DUMP_MODE](image)

### TABLE 2.

**DATA PHASE-LOCKED-LOOP SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>+5V ± 10%</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>0 to 70°C (Plastic DIP); -55 to +125°C (Ceramic DIP)</td>
</tr>
<tr>
<td>Acquisition Time*</td>
<td>16 x 1/f₀ seconds MAX</td>
</tr>
<tr>
<td>Capture Range*</td>
<td>±6% of f₀ MIN</td>
</tr>
<tr>
<td>Decode Window Error*</td>
<td>±2.5ns or ±2% of 1/f₀, MAX whichever larger</td>
</tr>
</tbody>
</table>

*f₀ = bit rate frequency

### TABLE 3.

**DECODE WINDOW ERROR**

*Note: f₀ = bit rate frequency*
MAXIMUM RATINGS (Above which the useful life may be impaired)

- Storage Temperature: -65°C to +150°C
- Supply Voltage to Ground Potential Continuous: -0.5 V to +7.0 V
- DC Voltage Applied to Outputs for High Output State: -0.5 V to +VCC
- DC Input Voltage: -0.5 V to +7.0 V
- DC Output Current into Outputs: 30 mA
- DC Input Current: -30 mA to +5.0 mA

Am9581

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise specified:

- COM'L: TA = 0 to +70°C, VCC = 5.0 V ± 10% (MIN = 4.50 V, MAX = 5.50 V)
- MIL: TC = -55 to +125°C, VCC = 5.0 V ± 10% (MIN = 4.50 V, MAX = 5.50 V)

DC CHARACTERISTICS OVER OPERATING RANGE

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Description</th>
<th>Test Conditions (Note 1)</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOH</td>
<td>Output HIGH Voltage</td>
<td>VCC = MIN, VIL = VIL or VOI</td>
<td>IOH = -1 mA (Note 6)</td>
<td>2.4</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output LOW Voltage</td>
<td>VCC = MIN, VIN = VIH or VIL</td>
<td>IOL = 4 mA (Mil), 8 mA (Com'l) (Note 6)</td>
<td>0.5</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input HIGH Level</td>
<td>Guaranteed Input HIGH Voltage for All Inputs</td>
<td>2.0</td>
<td>Volts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td>Input LOW Level</td>
<td>Guaranteed Input LOW Voltage for All Inputs</td>
<td>0.8</td>
<td>Volts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VI</td>
<td>Input Clamp Voltage</td>
<td>VCC = MIN, IN = -18 mA</td>
<td>-1.2</td>
<td>Volts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIH</td>
<td>Input HIGH Current</td>
<td>VCC = MAX, VIN = 0.5 V (Note 7)</td>
<td>20</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>II</td>
<td>Input HIGH Current</td>
<td>VCC = MAX, VIN = 5.5 V (Note 7)</td>
<td>1.0</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IO</td>
<td>Off-State (High-Impedance) Output Current</td>
<td>VCC = MAX</td>
<td>V0 = 0.4 V</td>
<td>-50</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>V0 = 2.4 V</td>
<td>50</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>ISC</td>
<td>Output Short Circuit Current (Note 3)</td>
<td>VCC = MAX (Note 6)</td>
<td>-15</td>
<td>Volts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ICC</td>
<td>Power Supply Current (Note 4)</td>
<td>VCC = MAX</td>
<td>0 to +70°C</td>
<td>TBD</td>
<td>TBD</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>+70°C</td>
<td>TBD</td>
<td>TBD</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-55 to +125°C</td>
<td>TBD</td>
<td>TBD</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>+125°C</td>
<td>TBD</td>
<td>TBD</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at VCC = 5.0 V, 25°C ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All three-state outputs are in the HIGH impedance state.
5. SEL0 - SEL3 outputs only. These have resistor pullups.
6. All outputs except SEL0 - SEL3.
7. All logic inputs. (Does not include X1, X2, PCDLY1, PCDLY2, CFIL, HDLDDL).
AC CHARACTERISTICS

THREE-STATE OUTPUTS

R.L., R.C to be determined.
All diodes IN9160 or IN3064.

ENABLE AND DISABLE TIMES

Notes: 1. Diagram shown for input control Enable-Low and input control Disable-High.
2. S₁ and S₂ of load circuit are closed except where shown.

PROPAGATION DELAY MEASUREMENTS

PULSE WIDTH MEASUREMENTS
## DDS CONTROL SECTION TIMING

<table>
<thead>
<tr>
<th>No.</th>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>34</td>
<td>t_DSSU</td>
<td>DS Valid to SELEN LOW Setup</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>35</td>
<td>t_DSH</td>
<td>SELEN HIGH to DS Valid Hold</td>
<td>5</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>36</td>
<td>t_SDU</td>
<td>S/D to SELEN LOW Setup</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>37</td>
<td>t_SDH</td>
<td>SELEN LOW to S/D Hold</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>38</td>
<td>t_SEDR</td>
<td>SELEN LOW to DREADY HIGH</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>39</td>
<td>t_SESCZ</td>
<td>SELEN HIGH to SEEKCOMP High-Z</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>40</td>
<td>t_DRD</td>
<td>READY LOW to DREADY LOW Delay</td>
<td>15</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>41</td>
<td>t_SEDRZ</td>
<td>SELEN HIGH to DREADY High-Z</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>42</td>
<td>t_SEFL</td>
<td>SELEN LOW to FLTOUT LOW Delay</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>43</td>
<td>t_FLFHD</td>
<td>FAULT LOW to FLTOUT HIGH Delay</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>44</td>
<td>t_FFQD</td>
<td>FAULT HIGH to FLTOUT LOW Delay</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>45</td>
<td>t_SEFZ</td>
<td>SELEN HIGH to FLTOUT High-Z</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>46</td>
<td>t_SCLD</td>
<td>SEEKCOMP HIGH to SEEKCOMP LOW Delay</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>47</td>
<td>t_SCD</td>
<td>SELEN LOW to SEEKCOMP LOW</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>48</td>
<td>t_SCCHD</td>
<td>SEEKCOMP LOW to SEEKCOMP HIGH Delay</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

*See WRITE section for PCEN timing requirements.*
### Am9581 DDS READ/WRITE SECTION TIMING

<table>
<thead>
<tr>
<th>No.</th>
<th>Name</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>t_{RRH}</td>
<td>RD/REFCLK HIGH Time*</td>
<td>0.5T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>2</td>
<td>t_{RRL}</td>
<td>RD/REFCLK LOW Time*</td>
<td>0.5T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>3</td>
<td>t_{RRC}</td>
<td>RD/REFCLK Cycle Time*</td>
<td>T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>4</td>
<td>t_{RGDW}</td>
<td>RG ↓ to RG ↑ DWELL Time*</td>
<td>2T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>5</td>
<td>t_{RAMF}</td>
<td>RD/REFCLK ↑ to AMF ↑ Delay</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>6</td>
<td>t_{AMCAMFL}</td>
<td>AMC ↓ to AMF ↑ Delay</td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>7</td>
<td>t_{RRRD}</td>
<td>RD/REFCLK ↑ to Read Data Delay</td>
<td>15</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>8</td>
<td>t_{FAMSU}</td>
<td>Valid FAM to AMC ↑ Setup</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>9</td>
<td>t_{FAMH}</td>
<td>AMC ↑ to Valid FAM Hold</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>10</td>
<td>t_{FDDAMD}</td>
<td>RD/REFCLK ↑ to Valid FDDAM Delay</td>
<td>15</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>WRITE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>t_{WCH}</td>
<td>WTCLK HIGH Time*</td>
<td>0.5T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>12</td>
<td>t_{WCL}</td>
<td>WTCLK LOW Time*</td>
<td>0.5T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>13</td>
<td>t_{WCC}</td>
<td>WTCLK Cycle Time*</td>
<td>T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>14</td>
<td>t_{RGWGWDW}</td>
<td>RG ↓ to WG ↑ DWELL*</td>
<td>2T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>15</td>
<td>t_{WGWDW}</td>
<td>WG ↓ to WG ↑ DWELL*</td>
<td>2T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>16</td>
<td>t_{AMCWC}</td>
<td>AMC ↑ to WTCLK ↑ Setup</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>17</td>
<td>t_{AMCDW}</td>
<td>AMC ↓ to AMC ↑ DWELL*</td>
<td>2T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>18</td>
<td>t_{AMFWC}</td>
<td>WTCLK ↑ to AMF Delay</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>19</td>
<td>t_{AMCAMFL}</td>
<td>AMC ↓ to AMF ↓ Delay</td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>20</td>
<td>t_{WDSU}</td>
<td>WTDATA to WTCLK ↑ Setup</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>21</td>
<td>t_{WDH}</td>
<td>WTCLK ↑ to WTDATA Hold</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>22</td>
<td>t_{FAMSU}</td>
<td>Valid FAM to AMC ↑ Setup</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>23</td>
<td>t_{FAMH}</td>
<td>AMC ↑ to Valid FAM Hold</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>24</td>
<td>t_{X1D}</td>
<td>X↓ to RD/REF CLK Delay</td>
<td>TBD</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>25</td>
<td>t_{WGHW}</td>
<td>WG ↑ to WTCLK ↑ Setup</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>26</td>
<td>t_{WGLW}</td>
<td>WG ↓ to WTCLK ↑ Hold</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>27</td>
<td>t_{PCWCSU}</td>
<td>PCEN to WTCLK ↑ Setup</td>
<td>−1T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>28</td>
<td>t_{PCWCH}</td>
<td>PCEN to WTCLK↑ Hold</td>
<td>6T</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

*Units: ns

*T = 1/Nominal Data Rate

**If the data pattern remaining in the write pipeline after WG goes LOW does not need precompensation, PCEN can go LOW at the same time as WG.

### Am9581 DDS SELECT TIMING

<table>
<thead>
<tr>
<th>No.</th>
<th>Name</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>t_{SELSU}</td>
<td>SEL to SELEN ↓ Setup</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>31</td>
<td>t_{SEHH}</td>
<td>SEL ↑ to SELEN ↑ Hold</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>32</td>
<td>t_{SELD}</td>
<td>SELEN ↓ to SEL ↑ Delay</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>33</td>
<td>t_{SEHD}</td>
<td>SELEN ↑ to SEL ↑ Delay</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
Am9581 DDS READ/WRITE SECTION TIMING

*Note: During write operation, WTCLK is used which could be asynchronous relative to the RD/REFCLK.

DDS NOT SELECTED

Here a SEL line is used as an input and is held LOW. Whenever the HDC addresses the drive corresponding to this SEL pin, the DDS will tri-state all its output lines on the HDC interface.

DDS SELECTED

Here the DDS causes the SEL output corresponding to the drive selected to go LOW.
TYPICAL FLOPPY/WINCHESTER DISK DRIVE SYSTEM

Am9580
FLOPPY/HARD
DISK
CONTROLLER

CONTROL, R/W DATA BUS

Am9581 DDS
(WINCHESTER)

F/R
SEL

+5V

SA850
INTERFACE

R/W DATA BUS
CONTROL BUS

ST506 INTERFACE

R/W DATA BUS
CONTROL BUS

DRIVE 0 AND 1

F/R
SEL
SEL

DRIVE 2 AND 3

R/W DATA BUS
CONTROL BUS

Am9581 DDS
(FLOPPY)

CONTROL BUS

R/W DATA BUS
CONTROL BUS
## U.S. and CANADIAN SALES OFFICES

### NORTHEAST AREA
- **Advanced Micro Devices**
  - 6 New England Executive Park
  - Burlington, Massachusetts 01803
  - Tel: (617) 273-3970

### MID-ATLANTIC AREA
- **Advanced Micro Devices**
  - 290 Elwood Davis Road
  - Suite 316
  - Horsham, Pennsylvania 19044
  - Tel: (215) 441-8210
  - TWX: 510-665-7572

### MID-ATLANTIC AREA
- **Advanced Micro Devices**
  - Commerce Plaza
  - 5160 Tienamen Street, Suite 320
  - Allentown, Pennsylvania 18104
  - Tel: (215) 998-8008
  - FAX: 215-388-8808

### SOUTH ATLANTIC AREA
- **Advanced Micro Devices**
  - 40 Cromways Park Way
  - Woodbury, New York 11797
  - Tel: (516) 384-8030

### INTERNATIONAL SALES OFFICES

#### BELGIUM
- **Advanced Micro Devices**
  - Avenue de Tervueren, 412, bte 9
  - B-1150 Brussels
  - Tel: (02) 771-99 93
  - TELEX: 61028
  - FAX: 7623712

#### FRANCE
- **Advanced Micro Devices, S.A.**
  - Sablet 314, Immeuble Helsinki
  - 74, rue d'Arcueil
  - F-94558 Rungis Cedex
  - Tel: (01) 687-36 66
  - TELEX: 2020353
  - FAX: 686-21 85

#### GERMANY
- **Advanced Micro Devices GmbH**
  - Rosenheimer Strasse 143B
  - 8000 Munich 80
  - West Germany
  - Tel: 49-89-41140
  - TELEX: 05-23883
  - FAX: 408-480

#### ITALY
- **Advanced Micro Devices S.r.L.**
  - Centro Direzionale
  - Via Novara, 570
  - I-20153 Milano
  - Tel: (02) 553-3245
  - TELEX: 03586
  - FAX: (09) 349 8000

#### JAPAN
- **Advanced Micro Devices, K.K.**
  - Daito 3 Hoya Building
  - B-17, Kamitakaido 1 chome
  - Suginami-ku, Tokyo 168
  - Tel: (03) 329-2751
  - TELEX: 2064064
  - FAX: (03) 326-0264

#### SWEDEN
- **Advanced Micro Devices AB**
  - Box 7013
  - Rinneleander 144, 5th
  - S-172 07 Sundbyberg
  - Tel: 08-7339305
  - TELEX: 61602
  - FAX: 7332285

#### UNITED KINGDOM
- **Advanced Micro Devices (U.K.) Ltd.**
  - A.M.D. House, Goldsworthy Road
  - Woking, Surrey GU21 1JT
  - Tel: Woking (04862) 22121
  - TELEX: 859103
  - FAX: 22179

---

Advanced Micro Devices maintains a network of representatives and distributors in the U.S. and around the world. Consult the listings on the following four pages for an address nearest you.